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Abstract (English)
Names: Rob Holvoet , Jelle Smets
Contact: robholvoet@hotmail.com, jelle.smets@hotmail.com
Title: Mains driven transmitter and portable receiver for visible light communication:
indoor positioning.
The possibilities of Visible Light Communication (VLC) for indoor positioning are being
studied in this work. The placement of several LEDs on the ceiling can have a dual purpose:
first, the lighting in the room and second the transmission of binary sequences. The binary
sequences are send at a high frequency and are thus invisible for the human eye. A light
receiving device can detect these sequences and measure their amplitude. The different
amplitudes are in function of the distances. This property allows to calculate the position of
the receiver in the room.
For the sending part, a stand-alone prototype is created to be connected to the mains in a
room. A transformer circuit (Flyback) is used to drive the led. Two different possibilities
to implement the binary sequence in the emitted light are investigated. Once by using the
switch of the transformer circuit and once by placing a switch in series with the LED. An
FPGA is used to generate the binary sequence.
For the receiving part, a photodiode is used with an analog circuitry to detect, filter
and amplify the transmitted light sequences. An ADC is used to digitalize the received
information. This makes it possible to send the data to a digital device. Software can then
be used to process the data.
Key words: Visible Light Communication (VLC), indoor positioning, flyback converter,
optical receiver, correlation filter.
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Abstract (Franc¸ais)
Noms: Rob Holvoet , Jelle Smets
Contact: robholvoet@hotmail.com, jelle.smets@hotmail.com
Titre: E´metteur alimente´ par le secteur et re´cepteur portable pour la communication par la
lumie`re visible: de´termination du placement a` l’ inte´rieure.
Les possibilite´s de la communication par la lumie`re visible (Visible Light Communication,
VLC) ont e´te´ e´tudie´es pour le calcul de position a` l’inte´rieur d’une pie`ce. La fixation
de plusieurs lampes a` LEDs au plafond peut avoir deux buts: premie`rement, l’e´clairage
dans une chambre et deuxie`mement la transmission de se´quences binaires. Les se´quences
binaires sont envoye´es a` une haute fre´quence et sont donc invisibles pour les yeux humains.
Un appareil optique peut de´tecter les se´quences et mesurer leurs amplitudes. Les amplitudes
diffe´rentes sont une fonction des distances. Cette proprie´te´ permet de calculer la position
du re´cepteur dans la pie`ce.
Pour l’e´metteur, un prototype autonome a e´te´ de´veloppe´. Il est alimente´ par le secteur.
Un transformateur est utilise´ pour piloter la LED. Deux possibilite´s diffe´rentes pour
imple´menter la sequence binaire sur la lumie`re envoye´e ont e´te´ examine´es: la premie`re
consiste a` utiliser l’interrupteur du circuit a` transformateur ”flyback” et l’autre a` plac¸er un
interrupteur en se´rie avec le LED. Un circuit programmable FPGA est utilise´ pour ge´ne´rer
la se´quence binaire.
Pour ce qui est du re´cepteur, une photodiode est utilise´e avec un circuit analogique pour
de´tecter, filtrer et amplifier la sequence binaire envoye´e. Un convertisseur A/D est utilise´
pour nume´riser l’information rec¸ue. Il est alors possible d’envoyer ces donne´es a` un
appareil nume´rique ou` un programme peut servir a` traiter ces donne´es.
Mots-cle´s: communication par la lumie`re visible, de´termination du placement a` l’
inte´rieure, convertisseur flyback, re´cepteur optique, filtre de corre´lation.
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Abstract (Nederlands)
Namen: Rob Holvoet , Jelle Smets
Contact: robholvoet@hotmail.com, jelle.smets@hotmail.com
Titel: Verzender op netspanning en draagbare ontvanger voor communicatie met zichtbaar
light: Indoor positiebepaling.
In deze paper zullen de mogelijkheden bestudeerd worden van communicatie met zichtbaar
licht (Visible Light Communication, VLC) voor indoor positiebepaling. Het plaatsen van
LEDs aan het plafond heeft hier een dubbele functie: enerzijds de verlichting van de
ruimte en anderzijds het verzenden van binaire sequenties. De binaire sequenties worden
verzonden op een hoge frequentie en zijn dus niet waarneembaar door het menselijke oog.
Een optische ontvanger kan deze sequenties detecteren en hun amplitude bepalen. De
verschillende amplitudes zijn namelijk in functie van de afstanden. Deze eigenschap laat
toe om de positie te bepalen van een ontvanger in een kamer.
Als zender wordt een autonoom prototype gemaakt die onmiddellijk verbonden wordt op de
netspanning. Voor het voeden van de led wordt er gebruik gemaakt van een transformator
circuit (Flyback). Twee verschillende mogelijkheden worden bekeken om de binaire
sequenties te implementeren in het uitgestraalde licht. De mogelijkheid om de schakelaar
van de transformator circuit zelf te gebruiken wordt enerzijds onderzocht en anderzijds
wordt de mogelijkheid bekeken om de schakelaar in serie te zetten met de LED. Er wordt
gebruik gemaakt van een FPGA om de binaire sequenties te genereren.
Wat de ontvanger betreft wordt gebruik gemaakt van een fotodiode samen met een analoog
circuit om de verzonden licht sequenties te detecteren, filteren en versterken. Een ADC
wordt gebruikt om de ontvangen informatie te digitaliseren. Dit maakt het mogelijk om de
data te verzenden naar een digitaal apparaat. Software kan dan gebruikt worden om de data
te verwerken.
Trefwoorden: communicatie met zichtbaar light, indoor positiebepaling, flyback converter,
optische ontvanger, correlatie filter
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Chapter 1
Introduction
LEDs are semiconductor devices that emit light when biased in the forward direction of the
p-n junction. LEDs present many advantages over traditional light sources, including lower
energy consumption, longer lifetime, improved robustness and smaller size. A significant
attribute of LEDs is their ability to switch on and off thousands of times per second. No
other lighting technology has this capability. This switching occurs at ultra-high speeds,
so far beyond what the human eye can detect, that the light appears to be constantly on.
These embedded signals are emitted from the LEDs in the form of binary code; ’off’
equals zero and ’on’ equals one. This is what they call visible light communication (VLC).
When VLC equipment and devices are placed throughout a building of geographical area,
a comprehensive wireless communication network can be created.
This thesis talks about a stand alone transmitter and a receiver that can be connected to
a computer. The transmitter can be build in the ceiling and only needs 230 AC voltage
to transmit digital information. The receiver will be a device to plug in a digital port
of the computer. It receives information from the emitted light and send it to the PC.
The transmitted information will give the receiver the possibility to determine his current
position in a room by looking at the amplitude of the signals he receives from multiple
LEDs. It can also be used to transmit other digital information/files.
1
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The structure of this report is as follows:
In chapter 2 the choice of the used LED and photodiode for the transmission is explained.
Then we split the hardware research for the transmitting circuitry (chapter 3) and the
receiving circuitry (chapter 4).
Chapter 3 contains information starting with some research about the chosen components
and topologies. Further on it talks about the first circuitry and tests until the final board and
his operation.
Chapter 4 talks about the different parts of the receiver. First, we will tell how to supply the
circuit. Afterwards, we will explain the receiver circuit starting from the photodiode until
the ADC used to digitalize the analog signal.
In chapter 5 we have a look how the connection with the PC is made. This contains the
VHDL code used to process the data from the receiver circuitry in the FPGA and send it
to the PC. At the side of the PC, we use some software to obtain that information. The
processing in software is explained in chapter 6.
The final result of our thesis is presented in chapter 7. The things we couldn’t do due to the
time limit and the ideas we have in mind for future work are given in chapter 8.
Source code, schematics, calculations, documentation and extensive test results are found
in the appendices.
Chapter 2
Preparation and Research
2.1 Choice of emitting LED and receiving photodiode
2.1.1 Introduction
To start this project, we first had to look for the proper LED and photodiode that we would
use. We need those specifications to know what spectrum we will use to transceive, what
electrical circuit we need to control the LED and to process the received data through the
photodiode.
2.1.2 LED
As we are researching an application for indoor use and we want to use LEDs to illuminate
a room and to transmit data, we will work with white light. Two approaches are generally
used to generate white light with LEDs. The first approach is to combine light from, e.g.,
Figure 2.1: Two approaches for generating white emission from LEDs.[11]
red, green and blue (RGB) LEDs [11]. Typically, these triplet devices consist of a single
package with three emitters and combining optics, and they are often used in application
where variable color emission is required. These devices are attractive for VLC as they
3
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offer the opportunity for transmitting different data on each LED. The other technique is to
use a single blue LED which is coated with, or sometimes embedded in, a layer phosphor
that emits red-shifted light upon absorbing a portion of blue light emitted by the LED. The
red-shifted emission mixes additively with the nonabsorbed blue component to create the
required white color (see Figure 2.1). At present, the later approach is often favored due to
the lower complexity and cost. Nevertheless, in single-chip devices the phosphor typically
limits the speed of overall optical response. Because our design is only a prototype and
the limiting factor for data transmitting speed will be determined by the receiver circuit
(limited bandwidth), we don’t have to take this factor into account.
In the domain of white light you can choose 3 main types of white light LED’s : Cool,
Warm and Natural White LEDs (see Figure 2.2)
Figure 2.2: Different kinds of white light.[9]
With traditional incandescent or halogen bulbs you could not choose the colour of the light
that the bulb produced as this was down to pure physics. Traditional bulbs work by passing
electricity through a wire that glows hot. This glow produces the light that can be seen.
Because LED bulbs are a completely different technology and much more technically
advanced it is possible to choose the colour of the light that you want.
The colour temperature of light can be measured as a number on the Kelvin scale. This is
represented by a number followed by the symbol ’K’. High colour temperatures of over
5000 K are said to be cool colours and often have a blue tone to them. Whereas low colour
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temperatures of 2,500 - 3,200 are said to be warm colours and have yellow or orangey tones
to them.[13]
In domestic lighting, 75 - 80 % of customers buy warm white LED bulbs as they offer
the closest match to their old incandescent or halogen bulbs that they are replacing. The
light given off by a warm white LED bulb can be described as soft and warm with a slight
yellow hint to it.
Some customers purchase cool white LED bulbs if they want the brightest light possible or
if they want to achieve a modern look to a room. This particularly suits colour schemes that
are bright and bold and use primary colours, or even colour schemes that are predominantly
white where a clean minimal look is required.
In commercial lighting the majority of customers opt for cool white bulbs. These give a
brighter light but you should be careful to ensure that the colour temperature is not too
high, or in practical terms the light not too cool, otherwise the effect may seem very harsh
or displeasing to the eye.
These 3 main different white LEDs have a different Intensity division in the spectral
band.(See Figure 2.3)
Figure 2.3: Typical Color Spectrum.[3]
2.1.3 Photodiode
The first part of a VLC receiver, is a photosensitive element. Mostly, a photodiode is used
at the input of the receiver. The current through the photodiode, is proportional to the light
falling on it. The more light it receives, the larger the current will be.
The photodiode has to operate in the same spectrum as the LED. We tested two photodiodes:
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the BPW21R photodiode from Vishay and the S1223 photodiode from Hamamatsu. We will
discuss both diodes and give the most important characteristics.
• In figure 6.8, you can see the spectrum of the chosen warm-white LED in comparison
with the range of the BPW21R photodiode [12] (see figure 2.5). As you can see, the
photodiode is sensitive in the wavelength spectrum of the LED.
Figure 2.4: Spectrum of warm-white LED in comparison with the range of the photodiode
Figure 2.5: Photodiode BPW21R
Hereby, We summarized the most important characteristics of the photodiode
BPW21R in table 2.1:
Table 2.1: Characteristics of BPW21R photodiode
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Parameter Value Unit
Sensitive area 7.5 mm2
Short circuit current at 1 klux 9 µA
Sensitivity 9 nAlux
Wavelength of peak sensitivity 565 nm
Range of spectral bandwidth 420 to 675 nm
Viewing angle ± 50 ◦
Rise time 3.1 µs
Fall time 3.0 µs
Diode capacitance if VR=0 V 1.2 nF
The photodiode has a large sensitive area, what is interesting to capture enough light
from the LED. The current will increase pretty fast when more light is falling on
the diode because of its high sensitivity. The highest sensitivity takes place on a
wavelength of 565 nm, which is in the spectrum of the LED. The rise time and fall
time of a photodiode is defined as the time for the signal to rise or fall from 10% to
90% or 90% to 10% of the final value respectively. The bandwidth of the photodiode
can be estimated using the formula:
BW ≈ 0.35trise ≈ 0.353.1µs ≈ 112.9 kHz
The BPW21R has also a wide viewing angle, so it can pick up light from several
directions. The capacitance of the diode can play an important role at higher
frequencies.
In the figure below, you can see the graph of the short circuit current in function of
the illuminance. As expected from a photodiode, the current is proportional to the
incident light. An interesting thing to see, is that the photodiode has to be in short
circuit for linear working.
The relative spectral sensitivity versus the wavelength is shown in figure 2.7. We
see that the range of spectral bandwidth (where S(λ)rel = 0.5) goes from 420 nm to
675 nm, as already mentioned in the characteristics. They also show the spectral
response of the human eye VλEye. The human eye is also a photosensitive element.
It is most sensitive at a wavelength of 560 nm. The BPW21R photodiode gives thus
an approximation to the spectral response of the human eye.
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Figure 2.6: Short Circuit Current vs. Illuminance
Figure 2.7: Relative Spectral Sensitivity vs. Wavelength
• The BPW21R photodiode is a good choice as a receiver for the visible light
communication, but can give some problems at higher frequencies because of the
limited bandwidth and the capacitance. So, we also searched for another photodiode
to encounter these problems. We found the S1223 photodiode from Hamamatsu [6]
(see figure 2.8).
We summarized the most important characteristics of the S1223 photodiode in
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Figure 2.8: Photodiode S1223
table 2.2:
Table 2.2: Characteristics of S1223 photodiode
Parameter Value Unit
Sensitive area 6.6 mm2
Short circuit current at 100 lux 6.3 µA
Sensitivity at 660 nm 0.45 AW
Wavelength of peak sensitivity 960 nm
Range of spectral bandwidth 320 to 1100 nm
Bandwidth 30 MHz
Diode capacitance if VR=20 V 10 pF
If we compare these characteristics with the characteristics of the other photodiode,
we can notice some things:
The range of spectral bandwidth is larger. The photodiode is also sensitive in the
infrared region. The diode is most sensitive in this region, but he is also sensitive in
the spectrum of the LED. So, we can also use this photodiode as a receiver because
we will filter the ambient light. This photodiode is more appropriate at higher
frequencies because of the higher bandwidth and the smaller capacitance. The rise
time can now be estimated using the formula:
trise ≈ 0.35BW ≈ 0.3530MHz ≈ 11.667 ns
In figure 2.9, you can see the spectral response of the photodiode.
As already mentioned, the diode is most sensitive in the infrared region.
If we want to simulate a circuit with a photodiode in LT Spice, a photodiode is
not available in the component library. So, we will use an equivalent model that
represents the photodiode. First, we used a normal diode in parallel with a current
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Figure 2.9: Sensitivity vs. Wavelength
source to model the photoelectric effect. The more light falling on the photodiode,
the more current will flow through it. However, the results from the simulations and
the measurements were not very similar. Then we modified the model by placing a
capacitor in parallel with the diode and the current source. The capacitor represents
the photodiode capacitance. You can find this value in the datasheet. Now the results
were much better. Simulations and measurements were very similar. Eventually we
can also add the dark resistance of the diode. But this is usually very high (≈ 30
GΩ), so this is not very necessary. Finally we used the model below in LT Spice to
represent the photodiode.
Figure 2.10: Model of photodiode
2.1.4 Conclusion
Because of the lowcost, the lower complexity and since we will transmit data over the
whole visible spectrum, we chose the blue led with yellow phosphor coating approach.
Whereas we want to implement our application in daily life, we chose to work with warm
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light. The warm light has the closest match to the old incandescent of halogen bulbs that
they are replacing and it has more intensity around 565 nm. After a chat with Frederic
Truffer who works in the light department of the HES-SO in Sion we decided to use the
BXRA-30E0740-A-00 star array led. This BXRA reaches a Typical Pulsed Flux of 860 lm.
This should be enough to be detect by the photodiode at a distance of several metres. The
characteristics of the chosen LED are listed in figures 2.11 and 2.12.
We chose to work with the S1223 photodiode because of the high bandwidth and the small
capacitance. We will transmit data at 200 kbitssecond , so that the photodiode has enough time to
respond to the incoming light. Because of the high sensitivity and the large sensitive area,
the distance between the LED and the photodiode should be no problem. The photodiode
has a sensitive range that lies in the wavelength spectrum of the LED. If we consider this, the
S1223 photodiode should be an appropriate photodiode for the visible light communication.
Figure 2.11: Main characteristics of the BXRA-30E0740-A-00 [3]
Figure 2.12: Other characteristics of the BXRA-30E0740-A-00 [3]
Chapter 3
LED driver circuit
3.1 Introduction
To power the LED with the mains we first need to convert the 230 VAC to a DC voltage and
control the current through the LED. On the market you can buy a readily available LED
driver, for our led we could use the 3-Watt MagTech LED Driver L03U-350 (see Figure
3.1).
Figure 3.1: LED DRIVER
We could use this driver or make our own driver and use this together with a switch for our
VLC application (see Figure 3.2).
Most drivers use Switch Mode Power Supply (SMPS) topologies where the output voltage
or current is determined by the frequency at what a switch is turned on and off. We wonder
if it is possible to use this switch instead of an extra switch after the AC/DC converter to
send information in a VLC application and control the output current at the same time. So
we will construct our own LED driver and control the current through the LED. At first
we will investigate the possibilities of sending data by controlling the switch of a Switch
Mode Power Supply with an FPGA. The use of a switch after the LED driver will also be
12
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Figure 3.2: VLC Circuit
investigated.
3.2 Power Supply Topologies
There are a lot of Power Supply Topologies we could use for our application. We must use
an Switch Mode Power Supply as we want to control the switch for sending our data. In
general this method is more interesting in comparison with series-controlled regulators that
don’t use a switch, looking at the power loss. A list with a short description of these SMPS
topologies is given in appendix A.
We will use the flyback converter due to his low cost, simplicity of design, small size
and intrinsic efficiency. Other advantages of the flyback transformer over circuits with
similar topology include isolation between primary and secondary and the ability to provide
multiple outputs.
3.3 Flyback Converter
A flyback converter is a transformer-isolated converter based on the basic buck boost
topology. The basic schematic and switching waveforms are shown in Figure 3.3. In a
flyback converter, a switch (Q1) is connected in series with the transformer (T1) primary.
The transformer is used to store the energy during the ON period of the switch, and provides
isolation between the input voltage source VIN and the output voltage VOUT . In a steady state
of operation, when the switch is ON for a period of TON , the dot end of the winding becomes
positive with respect to the non-dot end. During the TON period, the diode D1 becomes
reverse-biased and the transformer behaves as an inductor. The value of this inductor is
equal to the transformer primary magnetizing inductance LM, and the stored magnetizing
energy from the input voltage source VIN .Ep = 12 · I2PK ·LM & IPK =
VIN ·TON
LM
Therefore, the current in the primary transformer (magnetizing current IM) rises linearly
from its initial value I1 to IPK , as shown in 3.3(D). As the diode D1 becomes reverse-biased,
the load current (IOUT ) is supplied from the output capacitor (CO). The output capacitor
3 LED driver circuit 14
Figure 3.3: Flyback Converter Circuit[7]
value should be large enough to supply the load current for the time period TON , with
the maximum specified drop in the output voltage. At the end of the TON period, when
the switch is turned OFF, the transformer magnetizing current continues to flow in the
same direction. The magnetizing current induces negative voltage in the dot end of the
transformer winding with respect to non-dot end. The diode D1 becomes forward-biased
and clamps the transformer secondary voltage equal to the output voltage. The energy stored
in the primary of the flyback transformer transfers to secondary through the flyback action.
This stored energy provides energy to the load, and charges the output capacitor. Since
the magnetizing current in the transformer cannot change instantaneously at the instant the
switch is turned OFF, the primary current transfers to the secondary, and the amplitude of
the secondary current will be the product of the primary current and the transformer turns
ratio, NP/NS.
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3.4 LFSR
To control the mosfet for sending signals with the LED we need a certain signal to be
generated. We chose to use a semi-random generated signal. For this we use a shift register
expanded with xor functions (this is an example of an LFSR).
3.4.1 First tests
For the first tests we chose to work with a 3-bit LFSR (figure 3.4). This LFSR generates a
bit sequence of 0,0,1,0,1,1,0.
Figure 3.4: 3-bit LFSR
We can program this LFSR in an FPGA. We used an FPGA board available at school with
a Spartan XC3S500E FPGA from Xilinx on it to do the testing.
3.4.2 Final LFSR
As will be explained in the further text, we will only need a semi-random LFSR to be
generated by a FPGA we will mount on the board. To be able to detect these LFSRs, we
will use correlation. Later on we will test the response for LFSRs with different lengths.
We always use maximum feedback xor combinations to generate a binary sequence with a
length of 2m−1 bits, where m is the length of the used register. [8]1
3.5 LED Heatsink
When a voltage is applied across the junction of an LED, current flows through the junction
generating light. It is a common misconception that LEDs don’t generate heat. While
1a list of tabs for maximal feedback can be found on http://www.newwaveinstruments.com/
resources/articles/m_sequence_linear_feedback_shift_register_lfsr.htm
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essentially no heat is generated in the light beam (unlike conventional light sources), heat
is generated at the junction of the LED Array and must be effectively managed. As LEDs
are not 100 % efficient at converting input power to light, some of the energy is converted
into heat and must be transferred to the ambient. The amount of heat generated from
the LED Array that must be transferred to the ambient may be conservatively estimated
to be 85 % of the power that is applied to the LED Array and is calculated as in Equation 3.1
Pd =Vf · I f ·0.854 (3.1)
Where:
Pd is the thermal power to be dissipated
Vf is the forward voltage of the device
I f is the current flowing through the device
The power calculation should be made for maximum dissipated power, which is computed
using the Maximum Vf at the drive current desired.
Heat generated at the LED junction must be transferred to the ambient via all elements that
make up the thermal management solution. These elements include the LED Array, the
thermal interface material used between the LED Array and heat sink, the heat sink, the
luminaire enclosure (if applicable), and other components that come in contact with the
lighting assembly. These elements transfer heat to the ambient. We will use a heat sink
to manage the temperature at the case of the LED array. The calculation of the maximum
needed thermal resistance of the heat sink is included in appendix B.
We chose to use the SA-LED-151E - HEATSINK, LED, 50.8MM of OHMIT which have
a thermal resistance of 3.2◦C/W , which is way below the maximum of 11.85◦C/W . This
heat sink should keep the LED junction on a temperature below 70.5◦C and the casing on a
temperature below 57.01◦C.
3.6 Testing circuit 1
For the first tests, we designed a transformer circuit (schematic included in annex H.1)
where we implement a power switch chip for the start up cycle and also to do the first tests.
With a switch we can turn of the function of the POWER switch and give the control of
the flyback to the FPGA. For the feedback of the power switch we use an analog feedback
circuit, for the feedback to the FPGA we can expand our PCB with a ADC to measure the
current through the LED. By reading this current, the FPGA will interact by changing the
duty cycle of the control signal for the transformer switch when needed.
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3.6.1 Tests
First test
For the first test, we only looked at the functionality of the transformer operating with the
power switch chip. The block diagram is given in fig 3.5. The results are discussed in
appendix E.1.
Figure 3.5: Block diagram 1
As seen in appendix E.1, a custom made transformer should be calculated to have a
maximum efficiency and maximum luminance. Due to the restriction of time and great
advantages (shown in table 3.1) of the topology when placing a switch in serie with a LED
driver (see following sections) we will continue by using the topology where we place a
switch after the flyback.
Table 3.1: Comparative table between different switch uses
Property using switch of flyback using switch in series with LED
Transformer custom made general transformer can be used
with tolerance in values
Design multiple feedbackloops needed,
change of flyback switch after
startup, larger circuitry and more
components
relatively simple design
Transmission frequency fixed and determined by
transformer
can be chosen by the user
Second test
We choose to obtain the same circuitry, only using the power switch chip and placing a
capacitor in parallel with the LED as load storage. A switch will be used to generate current
pulses trough the LED. For this tests we use a external programmed FPGA (We place it on
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the same ground of our circuitry) to control the switch. This is shown in block diagram 3.6.
The results are shown in appendix E.5.
Figure 3.6: Block diagram 2
As the results of the second test met our expectations, we designed a new circuitry that will
be discussed in the next paragraph.
3.7 Testing circuit 2
For the new circuit, we will mount an FPGA on the board. We will use one FPGA to
generate the binary sequences for all the different LEDs to obtain a lower cost and a
synchronization of the different LEDs. We expect that the synchronisation of the LEDs
will make it easier to distinguish the different bit sequences in the received signal. We used
the Actel igloo AGL 060V5 -VOG100. Because of his PROM memory we don’t have to
program it every time we power it. The Actel igloo don’t support complicated designs, what
we don’t need as we just want to generate LFSRs. This FPGA was used in a previous project
at HES-SO Valais/Wallis what makes it easier to implement it in our design. We used that
previous design as a template for our application. We used only a part of testing circuit 1
and added the FPGA, a DC/DC converter(to power the FPGA), a mosfet (as switch in serie
with the LED) and an extra storage capacitor for a normal working of the Flyback. The
schematic is added in appendix H.3. We use one schematic for the PCBs with and without
FPGA. All the components with *(snm) don’t have to be mounted on the PCBs without
FPGA. The VHDL code and block diagrams used to program the FPGA can be found in
section 3.7.3.
3.7.1 Twisted pair cable
To drive the MOSFETs of the different LED circuits, we need to transport a blockwave
on different places in the room. To transport these signals we have to look how we can
transport them without great distortion or noise. The simplest way to do this is to send
through a twisted pair cable. We test the deformation of the signal on a twisted pair cable of
6 meter (largest distance of 2 LEDs in a room). The result is given in figure 3.7. We see a
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ringing effect et the end of the cable. As this ringing only lasts for about 300 ns and our bit
period is 5 µs, this signal is only used as switch and we already have noise and peaks in our
transmitted light signal (which are not detected by the receiver). This result is sufficient.
We will connect the output of the FPGA directly with the mosfets in series with the LED.
If we would work on a higher frequency, we would have to take this ringing into account.
(a) signal transmitted at FPGA (green curve),
signal at the end of the cable (yellow curve)
(b) signal transmitted at FPGA (green curve),
signal at the end of the cable (yellow curve)
(zoom in)
Figure 3.7: Result twisted pair cable (6m)
3.7.2 Tests
We regulate the potentiometer to get a current of maximum 500 mA through the LED and
program the FPGA to generate LFSRs. In figure 3.8 you can see the current trough the LED
in comparison with the signal sent by the FPGA. We can see that we have some ripple and
spikes on the current signal. We won’t try to prevent this because this has no effect on the
received signal by the receiver circuit. To regulate the LEDs on the same intensity we can
look on the oscilloscope with a current probe. But we will check on every board by looking
at VAUX (here 16.5 V). We checked and tested the resistance of the potentiometer and it was
each time around 15 kΩ.
3.7.3 VHDL of sender FPGA
As already mentioned we generate sequences with a FPGA. For each led we need a different
LFSR (3.9a). The MSB of the LFSR is sent to the mosfet of each LED which get in
conduction (1) or isolation(0) mode. When the MOSFET is in conduction mode, current
flows through the LED and the LED emits light. When the MOSFET is in isolation mode,
no current can go through the LED so the LED is not illuminating. For the readability of the
code we wrote all the LFSRs in one block and used this for every LED. The correct LFSR
is chosen by the number of the LED the block gets as a generic. The code can be found in
appendix I.1.3.
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Figure 3.8: Signal from on-board FPGA (yellow) and current trough LED (green)
We also did some tests in appendix G to send data over these LFSRs by just inverting the
sequences. The block diagram is shown in figure 3.9b. The second clock represent a clock
with a frequency of fclock2n−1∗m where n is the length of the register of the LFSR and m is a
natural value. We did the tests by shifting a sequence and ’xor’ed this with the output we
already had. The code is not included in this report because of its simplicity.
(a) LFSR sending sequence
generation
(b) LFSR sending sequences generation with data.
Figure 3.9: Block diagrams
Chapter 4
The receiver circuit
4.1 Introduction
We already discussed the photodiode we will use for the visible light communication. As
mentioned before, the short-circuit current through the photodiode is proportional to the
incident light. If we want to know the bits that are transmitted, we have to use several
blocks. First of all, we will use a current-voltage converter, so that the voltage is also
proportional to the incoming light. We also need a high pass filter to filter out the ambient
light and the 100 Hz frequency components coming from the lighting in the building. Since
the signal we will receive is weak, we will have to use an amplifier. Then, we also need
an ADC to digitalize the received signal. Before the ADC, an anti-aliasing filter is needed.
Finally, the digital samples have to be transmitted to a PC so we can use software to make
some calculations and to find the position. We will use an Ethernet cable for the connection.
The block diagram of the receiver circuit is shown below. We will discuss the several
blocks and the power supply as well in this chapter. The Ethernet connection and the data
processing on the PC will each be discussed in a separate chapter.
Figure 4.1: Block diagram receiver
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4.2 Power supply
Since we want to make a handheld device, a possibility to supply the circuit is a battery.
A normal battery delivers a voltage of 1.2 V or 1.5 V, what is not enough for the power
supply. We can use a step-up converter (boost converter) to obtain a larger voltage. There
are several good chips you can use for this purpose. We found a circuit to boost the 1.2 V to
3.3 V in the datasheet of the MCP 1640 of Microchip 1. This 3.3V can be enough to supply
the circuit. You can see the circuit of the step-up converter in figure 4.2.
Figure 4.2: Step-up converter (1.2V to 3.3V)
We have to put some components around the MCP 1640 chip. The input capacitor of
4.7 µF is recommended to decouple the voltage source. For low power applications, this
capacitance is sufficient at the input. We have to use an X5R ceramic capacitor with a low
ESR. The inductor of 4.7 µH is an essential element for a step-up converter. It is a buffer for
electrical energy and it is needed if we want a higher output voltage than the input voltage.
To achieve a high efficiency, we also need an inductor with a low ESR. To calculate the
values of the resistors (voltage divider), the datasheet gives the formula:
RTOP = RBOT TOM · (VOUTVFB - 1)
If we want VOUT = 3.3 V, and with VFB = 1.21 V and RBOT TOM = 300 kΩ, we find: RTOP =
518.18 kΩ ≈ 510 kΩ.
The output capacitor of 10 µF ensures a stable output voltage during sudden load transients
and reduces the voltage ripple. To have a low ripple, we need a condensator with a low
ESR. Again, we can use an X5R ceramic capacitor.
The question is now whether this voltage is enough to supply the op-amps we will use in our
circuitry. So, we first searched for the op-amps and see what supply they need. We chose
the AD817AN op-amp (see further). This op-amp cannot be supplied with a single 3.3 volt.
We supplied it with a single 5 volt. Another way to supply the circuit had to be used.
We also found a step-up converter to boost 1.2 volt to 5 volt (see below). When we build the
1http://ww1.microchip.com/downloads/en/DeviceDoc/22234B.pdf
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circuit on a breadboard (with low ESR inductor and short connections), the circuit worked
when there was no load. Once we connected the receiver, the voltage dropped to 3.5 volt
what is not enough to supply our circuit. The step-up converter can’t deliver enough current
for a proper working of the receiver circuit.
Figure 4.3: Step-up converter (1.2V to 5V)
Then we tried to feed our circuit with the 5 volt from the USB port. This power supply is
inherently unstable and depends on the load of the computer. Normally the supply can vary
between 4.75 and 5.25 volt. But it can also be possible that the voltage drops to 4.4 volt or
even lower. When we tried this to power our circuit, it worked. This 5 volt is used to supply
the op-amps. This supply is not so critical, so our circuit will also work properly even if we
don’t have a stable supply voltage.
4.3 Current-voltage converter
To convert the current from the photodiode in a voltage, we have to use a current-voltage
converter. A common way to do this, is to use an op-amp for it, as shown in figure 4.4. In
an ideal op-amp the voltage on the minus pin is the same as the voltage on the plus pin.
So, the photodiode is in short circuit. If we look to the graph of the short circuit current vs.
illuminance (see figure 6.5), we see that the current is proportional to the incoming light if
the photodiode is in short circuit.
To have an idea about the current through the photodiode and the voltage after the I-V
converter, we set up the circuit of figure 4.4 (with R1 = 100 kΩ, an LM324 op-amp and
the BPW21R photodiode) on a breadboard and did some measurements. To determine the
current, we can measure the voltage across the resistor. First, we looked what the voltage
was in the office with infalling sunlight and with a fluorescent lamp at about two metres
from the photodiode (VR1,light). Then, we looked what the voltage was when no light was
falling on the diode, VR1,no−light . We found:
VR1,light ≈ 0.3 V
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Figure 4.4: Current-voltage converter
VR1,no−light ≈ 5 mV
The current through the photodiode is (almost) equal to the current through R1:
Ilight = 0.3V100kΩ = 3 µA
Ino−light = 5mV100kΩ = 50 nA
The output voltage VO = - VR1.
VR1,light ≈ -0.3 V
VR1,no−light ≈ -5 mV
4.4 Ambient light filter
The photodiode will also pick up ambient light and light coming from the lighting in the
building. Those have to be filtered out. The lighting in the building are fed from the net of
230 VRMS at 50 Hz. Due to the rectification, there will be radiation of 100 Hz frequency
components that can influence the working of the photodiode. So, we need a high pass
filter with a cut-off frequency fcut−off above 100 Hz to filter the ambient light and the
components of 100 Hz. Our first thought was to build a simple RC high pass filter (see
figure 4.5) after the current-voltage converter. [2]
The formula for fcut−off is then as follows:
fcut−off = 12·pi·R·C
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Figure 4.5: RC high pass filter
If we take fcut−off=200 Hz and R=100 Ω, then we find: C=7,9577 µF. We take the standard
value C=10 µF.
The cut-off frequency becomes: fcut−off=159,155 Hz. This value is good to filter the
unwanted light.
If we make the circuit, the results are very poor. The bandwidth of the photodiode is large
enough for the 100 kHz signal, so the problem must be something else. The characteristics
of the LM324 op-amp aren’t good enough for a square wave of 100 kHz. Two important
characteristics of an op-amp are the bandwidth and the slew-rate. We found for the LM324
op-amp:
• Bandwidth: 1 MHz
• Slew rate: 0.4 Vµs
If we use another op-amp (AD817AN), the results are better:
• Bandwidth: 50 MHz
• Slew rate: 350 Vµs
In first instance, the op-amp is supplied with ± 15 volt. If we switch the LED on and off at
100 kHz, we get a signal at the output of the receiver as you can see in figure 4.6.
We can see that the DC component is filtered out, but there is oscillation at the transition
from low to high, so the circuit is not ideal to filter the ambient light.
Another thought for the filtering was to put a capacitor (10 nF) between the photodiode and
the minus pin of the op-amp as you can see in figure 4.7.
Now we get a signal like you can see in figure 4.8.
The signal is better, but we can still see some high frequency components in the signal. The
original rectangular shape is not so good visible anymore, the edges are flattened.
We chose to look for another way to filter the ambient light. After some research we
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Figure 4.6: Output receiver with RC-filter
Figure 4.7: Ambient light filter circuit with capacitor
came to the circuit of figure 4.9. We use a feedback circuit that cancels out frequency
components below a certain frequency. You can find more explanation about the circuit and
the calculation of the transfer function and the cut-off frequency in appendix C.
Until now, we always supplied the op-amps with ± 15 volt. We need three connectors to
provide this supply. It should be easier to work with a single supply so we just need two
connectors. Since we want to make a portable device, we will use lower voltages. The
AD817AN op-amp needs at least a 5 volt single supply, so we will use this voltage to feed
the op-amps.
4 The receiver circuit 27
Figure 4.8: Output receiver with condensator
Figure 4.9: Receiver circuit
By using a single positive supply, negative voltages cannot be generated. We will use
a virtual ground instead of the normal ground. This special ground is usually a voltage
reference half way between 0 volt and the supply voltage. In our case, the virtual ground
will be 2.5 volt and can be made with a voltage divider and a voltage follower as shown in
figure 4.10. [10]
Now we can just use this virtual ground instead of the normal ground. If we want to go
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Figure 4.10: Creating a virtual ground for single supply operation
from dual to single supply operation, we have to replace the normal ground by the virtual
ground.
4.5 Amplifier
Since the signal is too weak after filtering, we will use an amplifier. The amplification is
needed if we want to use the full range of the ADC. After some measurements, we took
an inverting op-amp with a gain of 100. Before the amplifier we put a high pass filter with
fcut−o f f = 12·pi·5100·10·10−9 = 31.2 Hz and a gain of 1. We did this because we still had an
offset after the ambient light rejection circuit. We also tried to use two op-amp stages with
each a gain of 10, but the results weren’t so good. We still had an offset and there was more
noise in the signal. So, we decided to use a high pass filter with a gain of 1 and an inverting
amplifier with a gain of 100.
When we simulated the ambient light rejection circuit, no offset was visible. We just had a
DC offset of 2.5 volt because we are working with a virtual ground.
We also tried to build a high pass filter with a gain of 100, but an offset was still visible.
4.6 Anti-aliasing filter
It is recommended to use a low pass filter before the ADC to prevent aliasing. The Nyquist
theorem says that the sample rate must be minimum twice the highest frequency component
in the analog signal, if we want to reconstruct it properly. As we want to sample at 1 MHz,
we will use a filter with a cut-off frequency of maximum 500 kHz.
The easiest and most common way to make a low pass is just to use a simple RC filter. In
this case, it’s not a good idea. RC filters are cheap, but at higher frequencies LC filters are
a better choice. LC filters don’t make use of resistors, so they don’t dissipate power (in
the ideal situation). We want a high order low pass filter with a steep attenuation curve to
prevent aliasing. We chose to work with a 7th order filter (4 inductors and 3 capacitors)
to have enough attenuation at 1 MHz. A 7th order filter has an attenuation of 7 · 20 dBdec =
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140 dBdec . To calculate the values of the components, we used the program RFSim99 at the
recommendation of Mr Rieder Me´dard. In this program we can calculate and simulate the
filter we need. We have to give the filter type (Butterworth or Chebyshev), the cut-off
frequency, the order of the filter and the input and output impedance. We chose for a
7th order Butterworth filter with a cut-off frequency of 500 kHz and an input and output
impedance of 50 Ω. In the beginning, we chose this impedance because the spectrum can
be easily measured with a network analyzer (optimized for input and output impedance of
50 Ω). Later on, we replaced the input and output impedance with these of our circuit and
looked how the spectrum of the filter changed. Once we have the calculated values, we took
the nearest standard values. Finally, we had a result as you can see in figure 4.11.
Figure 4.11: LC filter with fcut−o f f = 500 kHz and Zin = Zout = 50 Ω
With the help of Mr Rieder Me´dard, we built the filter (figure 4.12) and measured the
frequency spectrum of the filter with a network analyzer. The result can you see in
figure 4.13. We can see that the filter is ideal to prevent anti-aliasing. We have a cut-off
frequency (3 dB attenuation) of 474 kHz and at 1 MHz (sample rate), we have an attenuation
of 36 dB.
Figure 4.12: LC filter with fcut−o f f = 500 kHz and Zin = Zout = 50 Ω (PCB)
The problem is that the output and input impedance of the filter is supposed to be 50 Ω. In
our circuit, this is not the case. The question is how the filter will react if we deviate from
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Figure 4.13: Spectrum LC filter measured with network analyzer (50Ω input and output impedance)
these impedances. The input impedance in our circuit is low (≈ 1 Ω), because the filter
comes after an op-amp stage. The output impedance is determined by the voltage divider
to buffer the ADC and is about 300 Ω. We simulated the filter with LT Spice with those
impedances and had a look at the frequency spectrum (figure 4.14). We can see that there
are some peaks above 0 dB in the spectrum which can cause oscillation. Nevertheless, we
built the filter on a PCB to see what it gives. To built a good filter, it is also important to use
inductors and capacitors with a low ESR so the losses are as low as possible.
Figure 4.14: Simulation spectrum LC filter with Zin = 1 Ω and Zout = 300 Ω
We made the whole circuitry an a PCB (from the photodiode to the ADC) and had a look at
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the signal before and after the filter (after the voltage divider). First, we switched the light
on and off on the rhythm of a 100 kHz square wave at a distance between the LED and the
receiver of 2,3 m. The results are shown in the picture below. The green curve represents
the signal before the filter and the yellow curve after the filter. As you can see, the high
frequency components and the noise are filtered out. The square wave has become almost a
sine wave.
Figure 4.15: Signal before and after filter at 2,3 m (square wave)
If we want to see for oscillation, we drive the LED with a 3-bit LFSR as discussed in chapter
3. Now we can see some oscillation in the signal. If the signal goes from low to high or
vice versa, an overshoot occurs. As this is not very desirable, we tried to rebuilt the filter.
Figure 4.16: Signal before and after filter at 2,3 m (LFSR)
Again, the RFSim99 program was used. Now we tried to build a filter with Zin = Zout = 300
Ω and afterwards we adapted the input and output impedance to respectively 1 Ω and 300 Ω
and simulated it in LT Spice. Now we have a spectrum as shown below. The characteristics
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of the filter are much better. There is almost no oscillation anymore. The filter can be found
in the schematic of the receiver in appendix H.2.
Figure 4.17: Simulation spectrum LC filter with Zin = 1 Ω and Zout = 300 Ω (redesign)
We changed the filter on the PCB and looked at the signal when we drive the LED with an
LFSR. We can see that the high frequency components are filtered and there is almost no
oscillation. We will use this filter in our circuit.
Figure 4.18: Signal before and after filter at 2,3 m (LFSR) with new LC filter
4.7 ADC
If we want to send the information to a computer, we need to digitalize the data. We chose
to work with a 12-bit resolution ADC. With 12 bits, we can get 212 = 4096 possible digital
values at the output of the ADC. If we supply it with 3.3 volt, the input range goes then
from 0 volt to 3.3 volt. If we supply it with 5 volt, the input range goes then from 0 volt to 5
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volt. As the FPGA is also supplied with 3.3 volt, the ADC also has to be supplied with this
voltage, because we are sending data from the ADC to the FPGA. The FPGA doesn’t accept
signals with an amplitude of 5 volt. So, we have a resolution of 3.3V212−1 = 805.86 µV. We need
a high resolution if we want to accurately measure the amplitude of the input signal.
The ADC consists of a successive approximation register with internal track-and-hold. The
conversion rate is determined from the serial clock (SCLK) and can be up to 1 MSPS. The
timing diagram for the ADC can you see in the figure below.
Figure 4.19: Timing diagram 12-bit ADC
A conversion process begins on the falling edge of CS. This process takes 16 periods of
SCLK. On the first three falling edges of SCLK, a zero is transmitted. After this, the 12
data bits are clocked out on the rythm of SCLK, beginning with the MSB of the digital
value. When the process is done, CS is brought back high and the output returns in tri-state.
CS must stay high during tQUIET before a new conversion process can begin.
We drived the ADC by programming an FPGA so the signals CS and SCLK are properly
sent like shown in the timing diagram. We chose to work with fSCLK = 22 MHz and tQUIET
= 622MHz = 272.727 ns. For one sample we need 16 periods of SCLK for the conversion and
6 periods of SCLK when CS is high. In this case, we have a sample rate of 2216+6 = 1 MSPS.
The datasheet mentions that fSCLK should be maximum 20 MHz. But thus we tried it with
22 MHz and it also worked. If we drive the ADC, we have a serial output as shown below.
The upper signal is the CS signal, the signal below is the serial output. In appendix I, you
can find the code we used to program the FPGA. The simulation of the ADC can also be
found in annex D.1.
We used an FPGA board (see figure below) available at school with a Spartan XC3S500E
FPGA from Xilinx on it to generate the signals CS and SCLK.
The board has to be supplied with a single 5 volt. On the right side, there are two 26-pin
connectors so we can connect the FPGA with another circuit. We used this connector to
exchange data between the receiver and the FPGA. There are also some possibilities to
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Figure 4.20: Signals CS and SDATA
connect the board to a PC. There is an RS232 port, an Ethernet port and a USB port. The
schematic of the board and the UCF file can be found at the Wikipedia website of HES-SO
Valais/Wallis 2. We will also use this board for the connection to the PC. This will be
explained in the next chapter.
Figure 4.21: FPGA board
Every ADC contributes to the increase of noise at the input, the so-called sampling noise.
The datasheet mentioned that the ADC will deliver best performance when driven by a
low-impedance source. The voltage divider before the ADC (and after the filter) has to be
done with low resistances. We chose the values 51 Ω and 240 Ω so that we have the full
range (0→ 3.3 volt) at the input of the ADC at small distances between the LED and the
receiver (less than 50 centimeters). The input of the ADC sees the 240 Ω of the voltage
2http://wiki.hevs.ch/uit/index.php5/Hardware/FPGAEBS
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divider (see the schematic of the receiver in appendix H.2) in parallel with some other
resistances. But the 240 Ω will determine the source impedance of the ADC. If we look
to the graph T HDvs.Source impedance (see figure 4.22), 240 Ω should be low enough to
prevent distortion.
Figure 4.22: THD (dB) vs. Source impedance (Ω)
The datasheet also says that the sampling will cause input current pulses that result in
voltage spikes at the input. Every time that the ADC goes from track mode to hold mode or
vice versa (see figure 4.19), a spike will occur. When we drive the ADC, we see the signal
below at the input.
Figure 4.23: Input signal ADC when driven by FPGA (LFSR at 2,3m)
We can clearly see some additional noise and spikes at the charging and discharging moment
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of the sampling capacitor. There is a negative spike when going from hold to track mode
and a positive spike when going from track to hold mode (see timing diagram). The spikes
have an amplitude between 100 and 275 mV and they last for a time between 10 and 50
ns. When making the measurement of the signal with the probe, the loop we make with the
ground wire should be as small as possible. Otherwise, the signal will look like below (see
figure 4.24). So, we removed the probe tip and the ground wire and measured the signal
directly, without making use of the ground wire.
Figure 4.24: Input signal ADC when driven by FPGA measured with probe with ground wire.
As the signal seen on the oscilloscope is maybe not the real signal (because of the
capacitance of the probe), we want to send the data to a computer and plot it in a software
program such as Matlab, Octave or Python. Another thing we are interested in, is the
influence of the spikes for the sampling value.
The final schematic of the receiver (from the photodiode to the ADC) is added in
appendix H.2. The circuit on PCB is shown in the picture below.
Figure 4.25: PCB receiver
Chapter 5
Connection to the PC
5.1 Introduction
As we have now the data from the ADC, we want to visualize it on the computer to see
how the sampled signal looks like. To make the connection, we have several possibilities:
RS232, USB, Ethernet, ... Since we are clocking out the data at a frequency of 22 MHz, the
link we will using should be fast enough.
RS232 is intended for data rates up to 20 kbps. So, this is too slow for our application.
USB 2.0 can be used for speeds up to 480 Mbps.
Ethernet can reach speeds up to 100 Mbps.
Since the driving of the Ethernet port is already available in VHDL at HES-SO
Valais/Wallis, we chose to work with Ethernet for the FPGA-PC communication. If we
want to send data on an Ethernet link, we have to encapsulate it with a header. This packet
is called an Ethernet frame. In the header, you can find the MAC address of the sender and
the receiver, the IP address of sender and receiver, a CRC,... The data should be at least 46
bytes and maximum 1500 bytes.
5.2 Structure Ethernet communication
The structure to send and receive Ethernet packets with the samples of the ADC included,
can be seen in figure 5.1. The block on the right represents the ADC. We get an analog
input value, this is converted into serial data (SDATA) with the signals SCLK and CSn. In
the UDPApplication block, we find the ADC controller that converts the serial data into
parallel data. The parallel data is stored in RAM and put in a frame at certain moments
(explanation see further). In this block, we decide the destination UDP port, IP address
and MAC address. If we want to send a frame, the data and some information for the
header (UDP port, IP address, MAC address) is given to the UDPFi f o block. The data is
processed via a FIFO structure. This block gives the data to the MII toRAM block that is an
interface between the UDPFi f o block and the Ethernet controller on the FPGA board (or
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the Ethernet controller on the computer). The two blocks on the left are just used for testing
purposes. They represent the MII (Media Independent Interface) sender and receiver on the
computer side to send and receive Ethernet frames.
Figure 5.1: Structure to send and receive packets over Ethernet
We don’t have to change the UDPFi f o block and the MII toRAM block. In our case, we
just have to adapt the UDPApplication block that determines which data we put in RAM
and when we want to send a new frame.
To write the samples from the ADC in the Dual Port RAM and to send them in a frame, we
used the structure as shown in figure 5.2.
The ADC controller drives the ADC and gets the serial data that represents the taken
samples. To put the samples in RAM, we used an interface between the ADC controller and
the RAM: ADCtoRAM. This block writes the samples in RAM. When CSn becomes high,
a new sample is available. To put the 12-bit samples easily in RAM, we added four zeros
before each sample so we have 16 bits (two bytes). Because the RAM is byte addressable,
it’s easier to work with 16 bits than with 12 bits. The signal writeEnA is high during two
clock periods. During the first clock period, the eight MSB’s of the sample are stored in
RAM. During the second clock period, the eight LSB’s are stored in RAM. The signal
addressA is incremented once we have stored a new byte. If half of the RAM is stored with
new samples, the signal sendFrame is brought to 01 for one clock period. If sendFrame =
01, the first half of the RAM is read and sent via txData. While reading from the RAM, we
can keep on writing in the other half of the RAM. If sendFrame = 10, the second half of the
RAM is transmitted. Meanwhile we can keep on writing in the first half of the RAM.
The code we used for the different blocks can be found in appendix I.1.2. Once we had
written the code, we could program the FPGA and make the connection to the PC with an
Ethernet cable. There are two types of Ethernet cables: a straight through Ethernet cable
and a crossover Ethernet cable. Normally we should need a crossover Ethernet cable to
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Figure 5.2: Structure to write the samples in RAM and read from RAM
make the connection between the FPGA and the PC. But the Ethernet controller on the
FPGA board can automatically detect which cable we are using. So no distinction should
be made. We chose to work with a straight through cable because they are more common.
If there is data transport over the cable, we can see two status LEDs blink. The left LED is
constantly on and is a speed indicator. If this LED is on, it means that we have a 100 Mbps
connection. The other LED blinks if there is some activity on the cable. We used a CAT 5e
Ethernet cable which is fast enough for the 100 Mbps data transport.
Now we have connection with the PC, we can see the received packets in Wireshark as
shown in figure 5.3. We can see the IP address given by the FPGA (169.254.111.1). The
destination IP address is put to 0.0.0.0, because the FPGA doesn’t know our IP address yet.
We first have to send a frame to the FPGA, so he can store our IP and MAC address. We
put 1024 data bytes (512 samples) in one packet and every second we received almost 2000
packets. Now we can see the packets in Wireshark, we can use software to process the data.
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Figure 5.3: Received UDP packets in Wireshark
The construction of the receiver and the Ethernet connection to the PC is shown in figure 5.4.
The receiver circuit is connected with the FPGA board. The FPGA drives the ADC on the
PCB and sends UDP packets to the Ethernet connector. When a connection with the PC is
established, we can see the LEDs blinking on the connector. The supply for the receiver
circuit and the FPGA board is done with a USB cable.
How we send a packet from the PC to the FPGA, is explained in the next chapter.
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Figure 5.4: Construction of receiver and connection to the PC
Chapter 6
Processing with Python
6.1 Receiving the data
We chose to work with Python to process the data from the ADC. We use a socket so we can
send and receive UDP packets. There is a library socket that we can import in the program.
Before receiving the samples, we first have to send a UDP packet to the FPGA so he can
store the IP address and MAC address of the PC. As we have several interfaces (network
adapters) on the computer, we first have to bind the socket to the interface we want. In the
Command window, we can see the several interfaces and their IP addresses (see figure 6.1)
via the command arp -a. As we want to use the Ethernet adapter, we bind to IP address
169.254.227.40. Once we bind to the socket, we can send data to the FPGA and we can
choose a UDP port. The Python code we used to send a UDP packet to the FPGA, can be
found in appendix I.2.1. Later on, we put this code in a function and we call it in the main
program. The structure of our code is explained in the next paragraph.
Figure 6.1: Network adapters on PC
Firstly, we didn’t see the packet in Wireshark so no packet was sent to the FPGA. When
we looked in the ARP table of the Ethernet interface, the IP address and MAC address of
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the FPGA couldn’t be seen. So, we added manually the IP address and MAC address of the
FPGA to the ARP table via the command: arp -s 169.254.111.1 e4-af-a1-39-02-01.
This operation needs administrator rights. If we now look to the ARP table (see figure 6.2),
we can see that the addresses are added.
Figure 6.2: ARP table
If you look at figure 6.3 you can see the packet in Wireshark, so the packet is sent to the
FPGA. If the FPGA receives the UDP packet properly, the destination IP and MAC address
in the FPGA are changed to those of the PC as we can see in Wireshark. When the FPGA
receives a UDP packet, a LED on the FPGA board is blinking.
Now we can send a packet to the FPGA, we can start receiving the ADC samples.
We bind the socket to UDP port 9 because the frames are send to this port. We can receive
packets from all IP addresses who send a packet to port 9. The processing of the received
samples is explained in the next paragraph.
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Figure 6.3: Sending a UDP packet to FPGA
6.2 Processing the data
To make the code more readable, we chose to work with a main script where we call the
functions we want to implement. The functions are defined in a separate file and can be
imported by the main.
The block diagram of the main is shown below.
Figure 6.4: Block diagram of the main code
The main script starts with sending a UDP packet so the FPGA knows our IP address and
MAC address. Then, we calculate the bit sequences sent by the LEDs. These bit sequences
are used to filter the received data.
Because the time between the samples of the ADC is 1 µs ( 11MHz ) and the time between the
bits in the sequences is 5 µs, we get 5 samples for 1 bit. We repeat each bit in the generated
sequence 5 times to match the generated and the received sequences. If we have for instance
the bit sequence 0 1 1, we used a function to make 00000 11111 11111.
We can also determine in the main on how many packets we want to do the calculations. In
one packet, 1024 bytes (512 samples) are included. As we have 5 samples per bit, we have
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about 100 bits in one packet. This is not enough if we send a long bit sequence.
In appendix F, we tested several bit sequences: going from a 6-register LFSR sequence (26
- 1 = 63 bits) till a 15-register LFSR sequence (215 - 1 = 32767). The results are discussed
in the appendix. For the indoor positioning, we chose to work with a 10-register LFSR
sequence (210 - 1 = 1023). Now, we can start receiving the data. Every time a new packet
arrives, we put the 1024 data bytes in a bytearray. To make it easier to do calculations, we
convert the bytearray in a list of integers. Since we want to have the value of the samples
(which are two bytes), we calculate the samples and store them in a list of 512 elements. If
we have for instance 06FF , we can calculate the sample via 255 + 6 · 162 = 1791. Now we
have calculated the samples, we can also calculate the corresponding analog values as seen
on the oscilloscope with the formula : valuesamplemaximumvalue · 3.3 volt = valuesample4095(FFF) · 3.3 volt. In our
example we find: 17914095 · 3.3 volt = 1.44 volt. If we want to represent the samples in a graph,
we have to determine what the time is between two successive samples. This is given by the
sample frequency: 1 MHz. So, the time between two samples is 11MHz = 1 µs. As we could
still see some spikes in the graph, we wrote a function to reduce the peaks. In the graph
below, you can see the sampled data from one packet (512 samples). The largest peaks are
filtered out.
Figure 6.5: Graph received samples (bit sequence of 1023 bits)
Afterwards, we used the function lfilter to filter the received signal with each of the bit
sequences sent by the LEDs. The function y = lfilter(b,a,x) requires three arguments.
b represents the array representation of the nominator coefficients of the filter. a represents
the array representation of the denominator coefficients. x represents the input array that
we want to filter. In the Z domain, we can write y in function of x:
Y(z) = b0+b1·z
−1+···
a0+a1·z−1+··· · X(z)
In time domain, the different samples of y are been calculated with the formula:
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a0 · yn = b0 · xn + b1 · xn−1 + · · · - a1 · yn−1 - · · ·
If a = [1], we can rewrite the formula:
yn = b0 · xn + b1 · xn−1 + · · ·
If we want to have peaks after the correlation filter, we should flip the bit sequences before
doing the filtering. This is explained in following example:
The input signal: x = [2 -2 2 2 2]
If we want to do the correlation with the bit sequence b = [1 0 1 1 1], we will see
whether it is best to do the filtering with this sequence or with the inverted sequence binv =
[1 1 1 0 1].
Using the above formula, we can calculate the output y in both cases. We find:
y = [2 -2 4 2 4]
yinv = [2 0 2 2 8]
If we use the non-inverted bit sequence for the filtering, we can’t notice a very clear peak.
If we use the inverted sequence for the filtering, we can see a clear peak (with value 8) at
the end of the sequence. So if we want to correlate the received signal with a bit sequence,
we have to invert the bit sequence.
This correlation filter results in peaks at a certain frequency (according to the length of the
bit sequences). If we apply this function for filtering the samples as seen in the graph before,
we get a result as shown in figure F.
We also wrote a function for an auto-correlation: we filtered the ideal signal with itself. If
we do this for a 10-register LFSR sequence, we get a result as you can see in figure 6.7.
There is no noise and the peaks all have the same value. We can only see some noise in the
first period because the bit sequence isn’t recognized yet.
To determine an eventual time shift in the received signal, we also wrote a function that
plots the received signal and the ideal bit sequence under each other. You can only use this
if one LED is burning. To synchronize both signals, we searched for the number of most
successive ones in each of the signals. Once we know this (and the index where this occurs),
we can shift both signals so we can see an eventual time shift. In figure 6.8, you can see this
for a 10-register LFSR sequence. If we compare both signals, no time shift is visible.
This function and the function for the auto-correlation can be found in appendix I.2.3. We
wrote these functions in a separate file functions test.py.
The amplitude of the peaks depends on the intensity of the bit sequence falling on the
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Figure 6.6: Graph received samples after correlation filter (bit sequence of 1023 bits)
Figure 6.7: Auto-correlation for a 10-bit sequence
receiver. As the peaks don’t have all the same amplitude, we wrote a function that returns
the mean of all the peaks. We filtered the received signal with each of the bit sequences and
calculate the mean of the peaks. These results can then be used to calculate the position as
discussed in the next paragraph.
The code of the main script and the file where we put all the functions can be found in
appendix I.2.2.
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Figure 6.8: Comparison between received signal and ideal signal
6.3 Positioning
6.3.1 Radius calculation
Once we have done the correlation, we have 5 values representing the mean of the peaks
after the filtering with each of the 5 bit sequences. Starting from these values, we should
calculate the position of the receiver. For the indoor positioning, we assume a constant
height (height of the desks), so we just have two dimensions. We did some measurements
to determine the link between the correlation values and the radiuses from each LED. If we
are under the LED, the radius is zero metres. The larger the radius from the LED, the smaller
the correlation value corresponding to the LED. We did this measurement for each of the
5 LEDs when all LEDs are burning. The results are shown in the table. The radius varies
from 0 to 3.4 metres. We stopped at 3.4 metres because from that distance the correlation
peak values are almost the same as the noise we receive.
On these measurement points, we we fit a function we can use in Python to calculate the
radiuses starting from the correlation values. We used Logger Pro for the fitting. The
best fitting was obtained with a 5th order polynom. We did this for each LED to find the
coefficients of the polynom. The result from the fitting of the first LED are shown below.
We found as coefficients of a 5th order polynom (y = A+B ·x+C ·x2+D ·x3+E ·x4+F ·x5)
for the first LED:
A = 5.668
B = -0.05907
C = 0.0003756
D = -1.253e-6
E = 2.028e-9
F = -1.268e-12
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Table 6.1: Measurements radius versus correlation value with each LED
LED 1 LED 2 LED 3 LED 4 LED 5
radius [m] corr. value corr. value corr. value corr. value corr. value
0 540,3 815,84 586,89 667,78 728,81
0,2 539,85 790,3 568,21 661,3 670,13
0,4 524,82 739,84 560,13 628,54 613,55
0,6 459,4 644,85 508,07 573,38 577,46
0,8 414,37 582,06 439,35 503,93 502,2
1 360,77 488,95 374,84 439,79 434,13
1,2 315,53 416,21 315,06 377,7 362,63
1,4 268,51 360,8 270,51 318,86 315,24
1,6 216,24 285,86 215,9 272,25 258,74
1,8 177,96 232,83 173,2 210,29 208,87
2 142,07 187,07 132,45 172,82 166,79
2,2 118,8 148,8 107,43 149,28 134,57
2,4 104,81 122,17 91,79 126,39 108,83
2,6 90,72 106,16 80,39 100,39 87,21
2,8 81,18 79,3 72,54 84,08 75,63
3 69,56 58,83 61,63 66,59 65,29
3,2 61,15 51,48 48,57 55,24 54,76
3,4 52,98 42,15 42,89 43,25 54,64
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Figure 6.9: Fitting correlation value vs. radius for first LED
In the next paragraph, we explain how we compute the position starting from these radiuses.
6.3.2 Position calculation
After finding the horizontal distance between each led and the receptor.We can compute 2
intersections points with 2 radiuses represented by figure 6.10.
Figure 6.10: intersection points of 2 circles
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The first step is to calculate coefficients N, A, B and C to compute coordinates x and y of
both intersection points:
N =
(
r21− r20− x21 + x20− y21 + y20
2(y0− y1)
)
A = 1+
(
x0− x1
y0− y1
)2
B = 2y0
(
x0− x1
y0− y1
)
−2N
(
x0− x1
y0− y1
)
−2x0
C = x20 + y
2
0 +N
2−R20−2y0N
After calculating these 4 coefficients, the x and y coordinates can be calculated by following
formulas:
x1,2 =
(
−B±√B2−4AC
2A
)
y1,2 = N− x1,2
(
x0− x1
y0− y1
)
If 2 luminous sources have the same y-coordinates, previous formulas are not valid because
of division by zero. Therefore if y0 = y1, we must use below equations:
A = 1 ;B =−2y1 ;C = x21 + x2−2x21x+ y21−R21
x =
(
R21−R20− x21 + x20
2(x0− x1)
)
y1,2 =
(
−B±√B2−4AC
2A
)
As multiple light sources are used in this project, we must repeat the operation with all the
possible combinations. To find the receptors position, we must find the position of the points
we are interested in, we assume that the correct points are those who are to closest to each
other. Finally, those calculated points are necessarily not at the same place. Therefore, to
refine the calculating and to find the receptor position, we must take the geometric average
of each point. The written function in Python that computes the receptor position and middle
points presented above can be found in appendix I.2.3.
In figure 6.11 you can see the LEDs (blue dots) with the radius around where the receiver
can be for 1 led. At every intersection of 2 LED radius circles the calculated intersection
points are shown (black and orange triangles). We will only use the orange triangles to
calculate the geometric average as these are the closest to each other. Only the intersection
points of the LEDs that are closer than 2.5m to the receiver are shown. Because the longer
the distance from the LED the less accurate the measurement. We only do the calculations
with the most accurate values.
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Figure 6.11: Position calculation (graphical view)
6.3.3 Data Transmission
Until now, the bit sequences sent by the LEDs were just used to calculate the position.
Moreover, we can also transmit data via the LEDs. If we invert the bit sequence during
certain periods, we can transmit zeros and ones. If we use the same correlation filter, we
will see positive peaks and negative peaks as well. A positive peak represents a digital zero,
a negative peak represents a digital one, or vice versa. We tried this possibility, the results
are discussed in appendix G.
Chapter 7
Result
For this master’s thesis, we had to design a sender and a receiver for Visible Light
Communication so we can determine the position in a room. The sender can be plugged
into the mains and the transmitted binary sequences can be controlled by an FPGA.
The receiver is designed to receive at 200 kbitssecond . We used an Ethernet connection to send
the samples of the received signal taken by the ADC to the PC. To process the data and
calculate the position, Python was used.
We can also transmit data besides the indoor positioning by inverting some periods of the
sent bit sequence. The final result of the Python code is showed below. You can see the
position of the receiver, marked with a red dot. You can see the walls of the room and
the position of the LEDs (marked with blue dots). You can also see the coordinates of the
calculated position.
Figure 7.1: Graphical view of the position of the receiver in the room
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Chapter 8
Future work
Because of the limited time wherein we had to do our research and developing we couldn’t
do all possible tests we have in mind relating the subject of this report. Hereby we give a
list of future work that can be done additionally to this report.
• More accurate tests can be done to determine the accuracy of the system, and
increasing the precision of the positioning.
• Test can be done with different LEDs to look at the different responses of the receiver.
• The use of lenses can be investigated, both on the LEDs or on the photodiode to have
a larger working area.
• The LEDs are now controlled by 1 FPGA, test can be done to look if there is any
change when using 2 asynchronous FPGAs.
• A smaller circuit can be made to develop a device that can be implemented in a lamp
holder.
• Tests of indoor positioning can be done on a greater scale, in a big room, over the
whole building.
• Software can be updated to do dynamic positioning.
• Tests an measurements can be done to do 3D positioning.
• Next to the positioning, data(files) can be sent. This can be done by sending the same
information over all the LEDs or different information over each LED.
• The frequency can be increased by changing the receiver circuit: using high frequency
op-amps with very high slew rates, an anti-aliasing filter with a higher cut-off
frequency and a faster ADC (ADC with parallel output).
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• The receiver can be made smaller to make a small device that can be easily plugged in
a USB or Ethernet port. Therefore the possibility to do Power Over Ethernet (POE)
or sending the data over a USB connection have to be investigated.
• The LEDs can be placed more spread in the room, so a more accurate positioning can
be done in the corners. Now, the LEDs are placed rather centrally in the room, what
means that the signal at the receiver is very low if we are in the corners. We can also
use more LEDs for a more accurate positioning.
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Appendix A
List of Main Switch Mode Power
Supply (SMPS) Topologies
Boost Converter A basic SMPS topology in which energy is stored in a inductor when
a switch is ON, and is transferred to the output when the switch is OFF. It converts an
unregulated input voltage to a regulated output voltage higher than the input.
Buck Converter A basic SMPS topology in which a series switch chops the input voltage
and applies the pulses to an averaging LC filter, which produces a lower output voltage
than the input.
Flyback Converter (FBT) An isolated Buck-Boost SMPS topology in which, during the
first period of a switching cycle, the energy is stored in a magnetizing inductance of the
transformer. Then, during the second period, this energy is transferred to a secondary
winding of the same half-bridge resonant converter where the load is connected in series
with the resonant tank capacitor, C, and into the load.
Forward Converter A Buck-derived SMPS topology in which energy is transferred to the
secondary of a transformer winding and into the load, when the switching transistor is ON.
Full-Bridge Converter An SMPS topology in which four switches are connected in a
bridge configuration to drive the primary of a transformer. This is also known as an
H-Bridge Converter.
Half-Bridge Converter A SMPS topology similar to a full-bridge converter in which only
two switches are used. The other two are replaced by capacitors.
Half-Bridge LLC Resonant Converter A SMPS half-bridge topology where the series
resonant tank consisting of the inductor, L, and the capacitor, C, which is used to generate
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another resonant frequency with transformer magnetizing inductance.
Half-Bridge Resonant Converter A half-bridge converter using an LC resonant tank to
reduce the switching losses in the MOSFET.H-Bridge Phase-Shift ZVT Converter.
H-Bridge Phase-Shift ZVT Converter A full-bridge converter using the phase-shift
ZVS technique is known as an H-Bridge Phase-Shift ZVT topology. In this topology, the
parasitic output capacitor of the MOSFETs and the leakage inductance of the switching
transformer are used as a resonant tank circuit to achieve zero voltage across the MOSFET
at the turn-on transition.S
LLC Resonant Converter A full-bridge converter with an LC resonant tank, which is used
to reduce switching losses and the phase shift between the two leg gate pulse defined in the
output power flow.
Parallel Resonant Converter (PRC) A half-bridge resonant converter where the load is
connected in parallel with the resonant tank capacitor.
Push-Pull Converter An SMPS topology which is using usually a center-tap transformer
and two switches that are driven ON and OFF alternately.
Series Resonant Converter (SRC) A half-bridge resonant converter where the load is
connected in series with the resonant tank capacitor, C.
Appendix B
Calculations to determine the needed
heat sink
The heat flow can be modelled by analogy to an electrical circuit where heat flow
is represented by current, temperatures are represented by voltages, heat sources are
represented by constant current sources, absolute thermal resistances are represented by
resistors and thermal capacitances by capacitors. The diagram shows an equivalent thermal
circuit for a semiconductor device with a heat sink. So our LED application can be seen as
the circuit in Figure B.1
Figure B.1: Thermal circuit[4]
Where
Q is heat flowing from hot to cold, through the LED
Tj is the temperature at the junction of the device
Tc is the temperature at the case of the LED Array
Th is the temperature at the point where the heat sink is attached to the LED Array
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Tamb is the ambient air temperature
Rθ jc is the thermal resistance from junction to case of the LED Array
Rθch is the thermal resistance between the case of the LED Array and the heat sink
Rθha is the thermal resistance of the heat sink
As mentioned in 3.1 we calculate Q:
Q =Vfmax · I f ·0.85 = 30.9 ·0.35 ·0.85 = 9.19 (B.1)
From the datasheets we know:
Rθ jc = 1.75◦C/W
Rθch ≈ 0.001◦C/W (depends on thickness of the paste layer → we take a thickness of
1mm)
Tj−Tamb = 150◦C−25◦C = 125◦C
Q=
Tj−Tamb
Rθ jc +Rθch +Rθha
⇒Rθha = Tj−Tamb− (Rθ jc +Rθch)Q =
125◦C− (1.751 ·9.19)◦C
9.19
= 11.85◦C/W.
(B.2)
We can conclude that the maximum thermal resistance of the heat sink is about 11.85◦C/W .
We chose to use a heat sink with a thermal resistance of 3.2◦C/W . In equation B.3 & B.4
you can see the calculations for the temperature of the LED junction and the LED casing.
Q =
Tj−Tamb
Rθ jc +Rθch +Rθha
⇒ Tj = (Rθ jc +Rθch +Rθha) ·Q+Tamb = 70.5◦C (B.3)
Q =
Tc−Tamb
Rθch +Rθha
⇒ Tc = (Rθch +Rθha) ·Q+Tamb = 57.01◦C (B.4)
Appendix C
Ambient light rejection circuit
The circuit we have used to filter the ambient light, is shown in figure C.1. We
found inspiration in the datasheet of the OPT202 photodiode [5]. They mentioned some
applications and one of them was a circuit to reject unwanted steady-state background light.
We did some adjustments on the circuit and we came to the result below.
Figure C.1: Ambient light rejection circuit
When light is falling on the photodiode, current flows through it. The current is then
converted in a voltage. The feedback circuit cancels out low-frequency background signals.
At the output, we will have the AC signal we are interested in.
The circuit can be represented as the general structure of a closed-loop system as shown in
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figure C.2.
Figure C.2: Closed-loop system
One can easily find the general expression for the transfer function of a closed-loop system:
Htot(s) =
Y (s)
X(s) =
G(s)
1+G(s)·H(s)
Now we can identify this structure with the ambient light rejection circuit.
X(s) is the input variable, the current through the photodiode Iin. Y(s) is the output variable,
the voltage at the output of the op-amp Vout . G(s) is the forward transfer function, the
transfer function of the current-voltage converter. H(s) is the transfer function of the
feedback circuit. Z(s) is the output of the substraction, the current I’.
The transfer function of the current-voltage converter can be easily calculated as we known
that: Vout = - R1 · I’. So, G(s) = - R1.
Now, we have to calculate the transfer function of the feedback circuit as shown in
figure C.3.
Figure C.3: Feedback circuit
Resistor R4 is put on ground, because the voltage at node A is 0 volt. To calculate the
transfer function H(s), we replace the capacitors by their Laplace equivalent 1s·C1 and
1
s·C2 .
vo’ is the voltage at the output of the op-amp. We can calculate the voltage at the minus pin
and the plus pin of the op-amp:
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vmin = R3R3+ 1s·C2
· vo’
vplus =
1
s·C1
R2+ 1s·C1
· vout
Since these voltages are equal to each other, we can say that:
R3
R3+ 1s·C2
· vo’ =
1
s·C1
R2+ 1s·C1
· vout
⇒ v′ovout =
1
s·C1
R2+ 1s·C1
· R3+ 1s·C2R3
⇔ v′ovout = 1R2·s·C1+1 · R3·s·C2+1R3·s·C2
⇔ v′ovout = 1R2·s·C1+1 · (1 + 1R3·s·C2 )
If we take: R2 = R3 = R and C1 = C2 = C, we can rewrite the formula:
⇒ v′ovout = 1R·s·C+1 · (1 + 1R·s·C )
⇔ v′ovout = 1R·s·C+1 · R·s·C+1R·s·C
⇔ v′ovout = 1R·s·C
If we look to the circuit, we can say that: I f =
v′o
R4 .
⇒ H(s) = I fvout = 1s·C·R·R4
This transferfunction represents a non-inverting integrator.
Now we know G(s) and H(s), so we can calculate Htot(s).
I′ = I f + Iin (Kirchhoff’s current law in node A), so we have to add the input current and the
feedback current. In the general structure of a closed-loop system, we will do an addition
instead of a subtraction as shown in the figure below.
Figure C.4: Closed-loop system with addition
⇒ Htot(s) = G(s)1−G(s)·H(s)
⇔ Htot(s) = −R11+R1· 1s·C·R·R4
⇔ Htot(s) = −R1·s·C·R·R4R1+s·C·R·R4
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This represents the transfer function of a first-order inverting high pass filter with a gain in
the pass band of R2.
We take the following values for the components:
R1 = 10 kΩ
R2 = R3 = R = 1 MΩ
C1 = C2 = C = 4.7 nF
R4 = 1.2 kΩ
Using a Java Applet [1] we can see the bode plot of the transfer function:
Figure C.5: Bode plot Htot (s)
We can see that we have a gain of 80 dB (20·log(10 000)) in the passband and that we have
a cut-off frequency about 300 Hz.
We can derive a general formula for the cut-off frequency fcut−o f f .
⇒ | Htot(j·ω) | ω=ωcut−o f f = R1√2
⇔ R1·ωcut−o f f ·C·R·R4sqrtR12+(ωcut−o f f ·C·R·R4)2 =
R1√
2
⇔ (ωcut−o f f ·C·R·R4)2R12+(ωcut−o f f ·C·R·R4)2 =
1
2
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⇔ (ωcut−o f f ·C ·R ·R4)2 = 12 · (R12 +(ωcut−o f f ·C ·R ·R4)2)
⇔ 12 · (ωcut−o f f ·C ·R ·R4)2 = 12 · R12
⇔ ω2cut−o f f = R1
2
(C·R·R4)2
⇒ ωcut−o f f = R1C·R·R4
⇒ fcut−o f f = R12·pi·C·R·R4
If we fill in the values for the components, we find: fcut−o f f = 282.19 Hz. This frequency
is good enough to filter the DC environmental light and the 100 Hz components from the
lighting in the building.
Appendix D
Simulations
In this chapter, we will discuss our simulation results.
D.1 ADC
In the figure below, you can see the test structure of the ADC in HDL Designer. We have
an ADC controller and the ADC itself. The tester generates input values for the ADC.
The ADC is controlled via the signals CSn and SCLK. The ADC gives a serial output at
the rythm of SCLK for the analog input. The ADC controller converts the serial data to
parallel data (signal ADC) and also gives an integer representation of it (signal voltage) for
the readability.
Figure D.1: Testbench ADC
66
D Simulations 67
The result of the testing is shown below. First, we can see the analog input vin in integer
representation. When CSn becomes low, a new sample is taken and we can see the serial
output (signal sdata) at the rythm of SCLK. When CSn becomes high, the parallel data is
computed (signal ADC) and the integer representation voltage is shown. We see that this
value is the same as the input value, so the ADC controller works.
Figure D.2: Simulation ADC
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D.2 Sending Ethernet frames
In figure D.3, you can see the test structure for sending and receiving Ethernet frames. The
ADC determines which data is put in the Ethernet frames when we want to send one. On the
right, we have the ADC who communicates with the UDPApplication block. This block
transmits the data that is stored in RAM and creates a header around it (MAC address, IP
address, UDP port...). The next block is the UDPFi f o block. The data is processed via a
FIFO structure. The miiToRAM block is used as the interface to connect the FIFO block
with the Ethernet controller on the FPGA board. The two blocks on the left, miiSender and
miiReceiver are used to simulate the behaviour for sending and receiving Ethernet frames
on the computer side.
Figure D.3: Testbench Ethernet
In figure D.4, you can see what happens when we send a frame. When we want to send an
Ethernet frame, the signal sendFrame is brought to 01 or 10 (depending on which part of
the RAM we want to send) for one clock period. The content of the RAM is read via signal
addressb and the data is transmitted to the FIFO. When the FIFO is full, we stop writing
for a while until there is place again. We can see that the MIIReceiver on the computer
side receives the data. When there is a frame, mii txen is brought high so the data can be
received.
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Figure D.4: Simulation sending Ethernet frames
Appendix E
Tests of sending circuit
E.1 Results Test 1 of circuit 1
During this test we look at the functionality of the transformer operating with the power
switch, to look what reference voltage we need for the feedback and how the circuit is
reacting.
E.2 General findings
In general we can see that the rectified voltage of 320V has a ripple of 5V, what also has
influence on the input current ( current through the transformer) as shown in figure E.1.
Whereas this has not real influence on the function of our transformer we won’t try to
compensate this behaviour.
If we look closer at the input and output current(figure E.2) we can see that the circuit
behaves like expected for a flyback converter. Both currents have some ripple. Whereas this
has no big influence on the emitted light, this ripple will be ignored.
E.3 Changing the duty cycle
We can regulate the duty cycle of the power switch by changing the value of a resistance in
the feedback loop. This is possible by the implemented potentiometer (P1). If we want to
keep the output voltage low, the power switch will stay isolated for multiple periods (Figure
E.3). As we are not interested in this behaviour, we look at the behaviour where the power
switch is always switching at a frequency of 100 kHz and changing the duty cycle.
During the test shown in figure E.4 we got a VAUX of 16.9 V and a duty cycle less then 20
%. This is way to low where as we want to use a duty cycle of 50% at least to use maximum
illuminance for our led. When changing the resistance value in the feedback loop we don’t
get a lot of change in the duty cycle, only VAUX goes up. This is due to the related Power
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Figure E.1: Rectified voltage(Yellow) and input current(green)
Figure E.2: Primary current(Yellow) and secondary current(green)
dissipation of secondary and auxiliary of the transformer. Whereas the secondary side of
the transformer behave like a current source (because we don’t use a capacitor as rectifier),
the output voltage over the LED will always be around 30 V when conducting the current.
At the auxiliary side of the transformer this power dissipation is related to the winding ratio
NS
Naux
= PSPaux =
18
10 . As we are limited at the auxiliary side for power dissipation we can’t go
up with the duty cycle if we don’t dissipate more energy at the auxiliary side.
To have more power dissipation at the auxiliary we connect a high power potentiometer of
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Figure E.3: Primary current(green) and rectified input voltage(Yellow)
Figure E.4: Primary current(Yellow) and secondary current(green)
125 to 0 Ω .
Paux =
V 2aux
R
=
162
125
= 2W
Psec = Paux · NSNaux = 3.6W
The LEDs use normally 9 W when in typical use, with a duty cycle of 50 % this should be
4.5 W, what can be achieved by lowering the resistance at auxiliary. This permits us to raise
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the duty cycle. In figure E.5 we can see the output current through and output voltage over
the LED. The voltage over the potentiometer at the auxiliary of 125 Ω is 13 V .
Figure E.5: Voltage over the LED (Yellow) and current through the LED(green)
In Figure E.6 we went up to an auxiliary voltage of 15.6 V. We didn’t go higher because
the current peaks at the secondary are up to 600 mA. This is already at the limits of the
maximum ratings of our LEDs. So this time the duty cycle is limited by the LED maximum
ratings.
Figure E.6: Voltage over the LED (Yellow) and current through the LED(green)
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E.4 Conclusion
To get a higher efficiency of our circuit we need to have another winding ratio between
auxiliary and secondary. We can also give the feedback from the secondary and don’t use
the Auxiliary. The power supply for the other components can be created serial or parallel
with the LED (that’s harder to achieve a high efficiency). If we want to lower the current
peak to our LED we need to have a higher primary inductance so the currents at primary
and secondary charges and discharges the transformer slower. We can easily calculate this
without taking losses and other side effects into account with the following formulas.
Vprim = Lprim
∆iprim
ton
∆iprim ·Nprim = ∆isec ·Nsec
Where as the transformer at secondary side is seen as current supply, the voltage at the
secondary side is determined by the characteristics of the LED. This voltage is around 30
V when using current peaks around 700mA. For choosing the winding ratio we will respect
the general formula: VprimVsec =
320
30 =
Nprim
Nsec
= k what gives a winding ratio of 10,6. Using this
in previous equations we can calculate Lprim for a duty cycle of 50% at a frequency of 100
kHz and with a current peak through the LED of 700 mA.
L =Vprim
ton
∆isec
k
= 320V
5µs
0.7A
10.6
= 24.23mH
E.5 Results Test 2 of circuit 1
During this tests we worked with circuitry 1 and expanded it with the extra components
on a breadboard. The schematic of the extra circuitry is shown in figure E.7a. The used
mosfet was an IRF2804 , this has a VGS threshold voltage between 2 and 4 V. The voltage
we get from the FPGA did not reach the threshold voltage of the mosfet, so we used a
simple offset circuit shown in E.7b to give an offset to the signal from the FPGA. With the
potentiometer in the feedback loop we could control the current true the LED and made the
current go from 0 A to 600 mA. This gives a VAUX around 17 V what is still in the limits
of the POWERSWITCH chip VCC. The results of the voltage over the LED, the current
through the LED and the signal from the FPGA are shown in figures E.8, E.9 and E.10.
Considering the figures, we notice the presence of spikes on the signal due to the flyback
current peaks. This is not really seen at the Receiver circuit at a frequency of 100 kHz, so
we wont try to eliminate this ripple. Because this new circuitry is working like we wanted
a new PCB is made.
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(a) extra circuitry at secondary (b) offset circuit
Figure E.7: extra circuitry on breadboard
Figure E.8: Current through LED(Yellow) and voltage over the LED ( 17.8V to 30.7V)(green)
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Figure E.9: Current through LED(Yellow) and signal from FPGA (green)
Figure E.10: Current through LED(Yellow) and signal at gate(green))
Appendix F
Correlation with an n-bit register
In this chapter, we will discuss the results from the correlation filter using an n-register
LFSR (with n going from 6 to 15). We will investigate whether the correlation is better for
longer sequences.
We used one or five LEDs that were sending an n-bit sequence and filtered the received
signal with the sent bit sequence(s). We always used enough packets so we could see
several peaks. The results are discussed below.
F.1 n = 6
We started sending a 6-register LFSR sequence by one LED. If we filtered the received
signal with the sent bit sequence, we can see several peaks (see figure F.1). The bit sequence
is thus recognized. The values of the peaks are located between 20 and 25. The noise is
small and is located around zero.
If all 5 LEDs are burning, the several sent bit sequences are not so easy to distinguish. If
we place the receiver near the first three LEDs, the bit sequences sent by these LEDs are
still recognized as you can see in the figures below. We can see that the noise is increased.
The values of the peaks are located around 30. These values depends on several factors:
the distance (and angle) between sender and receiver, the sent bit sequence, the number of
LEDs that are burning, illumination of the LEDs,... .
If we filtered the received signal with the sequence sent by the other two LEDs, we couldn’t
see clear peaks because these LEDs are located too far from the receiver.
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Figure F.1: Graph received signal after correlation filter (6-register LFSR), one LED burning
Figure F.2: Graph received signal after correlation filter 1 (6-register LFSR ), 5 LEDs burning
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Figure F.3: Graph received signal after correlation filter 2 (6-register LFSR ), 5 LEDs burning
Figure F.4: Graph received signal after correlation filter 3 (6-register LFSR ), 5 LEDs burning
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F.2 n = 7
If we used a 7-register LFSR sequence sent by the 5 LEDs, the filtered signal is shown
below. The values of the peaks are higher than when we are sending a 6-register LFSR
sequence (about 50). The noise is also increased, but the peaks are better visible.
Figure F.5: Graph received signal after correlation filter 1 (7-register LFSR bit LFSR), 5 LEDs
burning
Figure F.6: Graph received signal after correlation filter 2 (7-register LFSR ), 5 LEDs burning
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Figure F.7: Graph received signal after correlation filter 3 (7-register LFSR ), 5 LEDs burning
F.3 n = 8
When sending an 8-register LFSR sequence, we can also see an increase of the values of
the peaks (about 90), and an increase of the noise.
Figure F.8: Graph received signal after correlation filter 1 (8-register LFSR bit LFSR), 5 LEDs
burning
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Figure F.9: Graph received signal after correlation filter 2 (8-register LFSR ), 5 LEDs burning
Figure F.10: Graph received signal after correlation filter 3 (8-register LFSR ), 5 LEDs burning
F.4 n = 9
When sending a 9-register LFSR sequence, we can also see an increase of the values of
the peaks (about 170). It takes more time for Python to do the calculations and to plot the
several graphs.
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Figure F.11: Graph received signal after correlation filter 1 (9-register LFSR ), 5 LEDs burning
Figure F.12: Graph received signal after correlation filter 2 (9-register LFSR ), 5 LEDs burning
F Correlation with an n-bit register 84
Figure F.13: Graph received signal after correlation filter 3 (9-register LFSR ), 5 LEDs burning
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F.5 n = 10
When we sent a 10-register LFSR sequence by one LEDs, very clear peaks are visible. The
noise is again located around zero and the values of the peaks are located between 300 and
400.
Figure F.14: Graph received signal after correlation filter (10-register LFSR ), one LED burning
When all LEDs are burning and we filtered the received signal with the first three sequences,
we get a result as seen below. We get high peaks, located around 400.
Figure F.15: Graph received signal after correlation filter 1 (10-register LFSR ), 5 LEDs burning
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Figure F.16: Graph received signal after correlation filter 2 (10-register LFSR ), 5 LEDs burning
Figure F.17: Graph received signal after correlation filter 3 (10-register LFSR ), 5 LEDs burning
F.6 n = 11
Because the calculations in Python took too long, we started plotting just one graph. One
LED was burning and we filtered the received signal with the sent bit sequence. Peaks are
located around 800.
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Figure F.18: Graph received signal after correlation filter (11-register LFSR), one LED burning
F.7 n = 12
When sending a 12-register LFSR sequence, peaks are located around 1500.
Figure F.19: Graph received signal after correlation filter (12-register LFSR), one LED burning
F.8 n = 13
When sending a 13-register LFSR sequence, the values of the peaks are above 3000. The
calculations in Python took several minutes.
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Figure F.20: Graph received signal after correlation filter (13-register LFSR), one LED burning
F.9 n = 14
When sending a 14-register LFSR sequence, we get peaks above 6000.
Figure F.21: Graph received signal after correlation filter (14-register LFSR), one LED burning
F.10 n = 15
When sending a 15-register LFSR sequence, there was a peak above 12000. The last peak
is less high. Maybe, the sequence was too long and there was a little shift in the signal.
Because the calculations took more than 15 minutes, we decided not to try any higher bit
sequences.
F Correlation with an n-bit register 89
Figure F.22: Graph received signal after correlation filter (15-register LFSR), one LED burning
F.11 Conclusion
After testing several bit sequences, we can draw some conclusions. Peaks are becoming
higher when sending longer bit sequences. The longer the bit sequence, the more visible
the peaks are and the bigger the resolution. So, it should be best to work with a bit sequence
as long as possible. Nevertheless, the calculations took longer and longer when sending
longer bit sequences. For the indoor positioning, we decided to work with a 10-register
LFSR sequence to have a rather high resolution and not to wait too long for the calculations.
The calculations took about 15 seconds when working with a 10-register LFSR sequence.
Appendix G
Data transmission
In this chapter, we will discuss the possibility to transmit data next to the possibility to
determine the position. If we invert the bit sequence during some periods, we will see
positive and negative peaks after the correlation filter. So we can distinguish a digital one
and a digital zero.
We will send a sequence of 1023 bits (10-register LFSR). We want to send the 12-bit data
110110100100. We will discuss two possibilities: we can transmit one bit during one period
of the 10-register LFSR sequence or we can transmit one bit during several periods of the
10-register LFSR.
G.1 One sequence per bit
First, we tried to transmit a data bit during one period of the 10-register LFSR sequences.
To transmit the 12-bit data, we need thus 12 periods of the bit sequence. The result after
the correlation filter is shown below. A positive peak represents a digital zero, a negative
peak represents a digital one. As can be seen, not all peaks are clearly visible. Some peaks
can barely be seen because they are not larger than the noise. We can only see a clear peak
when we send two successive ones or two successive zeros.
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Figure G.1: Graph received signal after correlation filter (10-bit LFSR), one LED burning
G.2 Two sequences per bit
Then, we tried to transmit a data bit during two periods of the 10-register LFSR sequence.
We invert the bit sequence during two periods if we want to send a digital one. In this case,
we should see two negative peaks. The result after the correlation filter is shown below. If
we send a digital one or zero, only one peak is visible. If we send two successive ones or
zeros, only three peaks are visible. So, one peak isn’t visible. Now, we can recognize the
sent data: 110100100110. If we have for instance 3 successive negative peaks, we have
send 11.
Figure G.2: Graph received signal after correlation filter (10-bit LFSR), 5 LEDs burning
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G.3 Five sequences per bit
Finally, we also tried to transmit a data bit during five periods of the 10-register LFSR
sequence. Now we can see 4 peaks per bit, the fifth peak is a little bit visible. If we have for
instance 9 clear positive peaks, we have send 00. We can also recognize the sent data.
Figure G.3: Graph received signal after correlation filter (10-bit LFSR), one LED burning
G.4 Conclusion
We can send data besides the indoor positioning by looking at negative and positive peaks
after the correlation filter. A negative peak represents a digital one, a positive peak
represents a digital zero. If we send a bit during one period of the bit sequence, not all
peaks are visible. The sent data can’t be recognized. If we send a bit during multiple
periods of the bit sequence, we can recognize the sent data. There is always one peak that
isn’t very good visible. So, if we want to transmit data besides the positioning, we need
minimum two periods of the bit sequence to transmit a bit. In this case, there is at least one
clear peak per bit.
Appendix H
Schematics
H.1 Shematic 1
This section contains the schematic of the first designed circuit and accompanying
explanations. The PCB of this circuit is shown below. Only the components for the first
tests are mounted.
Figure H.1: PCB sender schematic 1, without unneeded parts
93


H Schematics 96
H.1.1 Rectifier
To get an DC voltage we rectify the mains 230 V AC to a 320 V DC. First we rectify with
the DF04424A bridge rectifier and use C1 as a reservoir capacitor to smooth the rectified
AC output from the bridge. C2 is used as reserve for possible occurring current peaks. The
choice of values of the capacitors are based on previous circuits made at HES-SO.
Figure H.2: Bridge rectifier and reservoir capacitors
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H.1.2 Snubber
Snubbers are used to prevent the ringing on the drain of the used MOSFET. This design is
also based on previous designs at HES-SO. In our first PCB we won’t place the resistors
nor the capacitor but implement the possibility to place them on a later stage. The zener
diode D36 is a zener diode to limit the voltage over the MOSFET in OFF-MODE to 460 V
(320+120).
Figure H.3: Snubber
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H.1.3 Mosfet and mosfet driver
For a flyback converter, a mosfet is needed to do the switching. Mosfets that are able to
function with a drain-source voltage over 400 V need a high gate-source voltage to do the
switching. That is why a mosfet driver is needed. R8 and R3 are pull down resistors . R2
limits the peak currents due to the parasitic capacitances of the mosfet. The smaller the
resistance, the faster the mosfet responses.
Figure H.4: Mosfet with mosfet driver
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H.1.4 Power switch chip and analog switch
With the switch we can choose to turn the chip on or off. This is controlled by the FPGA.
We need about 10 V to POWER the switch. We get this from VAUX with a zener diode of 10
V. normally the chip gets power from VAUX . Only for the start up VAUX is 0. That is why he
got pin VSTR, during start up he uses this voltage to load C33 and C43. This current may
not get lost to Power other components on VAUX , that is why we implement diode D37.
Figure H.5: Power switch chip
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H.1.5 Feedback circuit
To let the chip know what voltage we get from the transformer and let him adjust his duty
cycle we need a feedback circuit. The circuit we use is a typical feedback circuit with
optocoupler. We implemented a potentiometer instead of fixed resistance to be able to
adjust the feedback and so adjust the output voltage of the flyback.
Figure H.6: Feedback circuit for powerswitch
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H.2 Schematic 2
Here you can find the schematic of the receiving part.
The PCB of this circuit is shown below.
Figure H.7: PCB receiver
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H.2.1 Ambient light rejection circuit
The first part of the receiver is the photodiode with a current-voltage converter and an
ambient light filter in the feedback loop. This part is already extensively discussed in
appendix C.
H.2.2 High pass filter
The next op-amp stage is a high pass filter with a gain of 1 and fcut−o f f = 12·pi·5100·1·10−6 =
31.2 Hz. This filter is used because we still had a DC component after the ambient light
rejection circuit. Firstly, we used a high pass filter with fcut−o f f = 3.12 kHz. But in the bit
sequence at the output of the receiver we could notice a fluctuation of the DC offset (see
figure H.8a). This phenomenon occurs because we used an RC high pass filter with a too
high cut-off frequency. The lower the time constant R·C, the more fluctuation will occur.
So, we chose to work with a higher time constant (lower cut-off frequency). The difference
between both is shown in figure H.8. It is clear that there is less fluctuation in the output
signal. Because the cut-off frequency of the high pass filter is below 100 Hz, other lighting
in the building will influence the signal of the receiver. But as the LEDs are also intended
for the lighting in the room (so no other lights will be present), this is not really a problem.
(a) Signal output receiver with fcut−o f f ,HPF = 3.12
kHz
(b) Signal output receiver with fcut−o f f ,HPF =
31.2 Hz
Figure H.8: Comparison output signal with different cut-off frequency of HPF
H.2.3 Amplifier
Then we use an inverting amplifier with a gain of 100, so we can detect the LED from
farther distances and to use the full range of the ADC.
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H.2.4 Voltage reference
Normally, op-amps need a dual supply for proper working. But since we want a single
supply, we will use a voltage reference of 2.5 volt who acts as a virtual ground. The virtual
ground replaces the normal ground in single supply op-amp circuits.
In the schematics, you can see that the reference was firstly made with two resistors of 100
kΩ and the supply voltage of 5 volt. As the 5 volt from the USB port is not so stable, we
chose to make the reference with the 3.3 volt after the voltage regulator. This voltage is
stable. We cut the path to the 5 volt and soldered a wire to the 3.3 volt. We also changed
the upper resistor to 33 kΩ, so we had again a voltage of about 2.5 volt as the reference.
⇒ Vre f = 100k133k · 3.3 volt = 2.48 volt
The result of these modifications on the PCB can you see in the picture below. We also
brought the photodiode higher and removed the 5 volt connectors. You can see that we have
soldered two wires from the USB port to supply the circuit.
Figure H.9: PCB receiver with some modifications
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H.2.5 LC filter
After the op-amp stages, we use an LC low pass filter with fcut−o f f ≈ 500 kHz to prevent
aliasing. After the filter, a diode and a voltage divider are used. To make sure that the signal
going to the ADC is always positive, we use a diode after the filter. To have the full range
of the ADC, we use a voltage divider.
H.2.6 Voltage regulator
As the FPGA is supplied with 3.3 volt and the data we will send to the FPGA should be
between 0 and 3.3 volt, we decided to supply the ADC also with 3.3 volt. Because the
circuitry is supplied with 5 V, a voltage regulator is needed to have a stable 3.3 volt to feed
the ADC.
H.2.7 Separation between analog and digital ground
For a proper working of the circuit, we will provide two separate ground planes: one analog
ground plane and one digital ground plane. Then we connect the two ground planes at one
single point with a 0 Ω resistor.
H.2.8 Connection to the FPGA board
For connecting the ADC with the FPGA, we provide a 26-pin connector so we can easily
exchange signals between the ADC and the FPGA.
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H.3 Shematic 3
This section contains the schematic of the second designed sender circuit. The PCB of this
circuit is shown below.
Figure H.10: PCB sender schematic 2, with FPGA mounted




Appendix I
Code
I.1 VHDL Code
I.1.1 ADC
ADC controller
−− Thi s a r c h i t e c t u r e c o n t r o l s t h e ADC: i t s e n d s t h e s i g n a l s
−− CS n and SCLK t o t h e ADC and i t r e c e i v e s t h e s e r i a l d a t a
−− back
LIBRARY i e e e ;
USE i e e e . n u m e r i c s t d . a l l ;
USE i e e e . s t d l o g i c 1 1 6 4 . a l l ;
ARCHITECTURE RTL OF a d c 1 2 1 S 1 0 1 C o n t r o l l e r IS
s i g n a l c l o c k i C S : s t d u l o g i c ; −− CS
s i g n a l l o g i c v o l t a g e : s t d u l o g i c v e c t o r ( adcBi tNb +3 downto 0 ) ;
−− 16 b i t s i n 1 c o n v e r s i o n (3 l e a d i n g z e r o s + 12 b i t s from
−− sample + 1 z e r o )
s i g n a l e n a b l e : s t d u l o g i c ; −− e n a b l e i f r i s i n g edge of c l o c k d i v
s i g n a l ADC i : s t d u l o g i c v e c t o r ( adcBitNb−1 downto 0 ) ;
−− p a r a l l e l r e p r e s e n t a t i o n o f sample
s i g n a l v o l t a g e i : n a t u r a l RANGE 0 TO 4096 ;
−− i n t e g e r r e p r e s e n t a t i o n o f sample f o r v i s i b i l i t y
s i g n a l c o u n t e r d d s r i s i n g : u n s i g n e d ( ddsBitNb−1 downto 0 ) ;
−− c o u n t e r we use f o r DDS
s i g n a l c o u n t e r d d s r i s i n g i : u n s i g n e d ( ddsBitNb−1 downto 0 ) ;
s i g n a l s c l k i : s t d u l o g i c ;
s i g n a l s c l k i 2 : s t d u l o g i c ;
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c o n s t a n t c s h i g h : i n t e g e r := 6 ; −− d e t e r m i n e s d u r i n g
−− how many p e r i o d s o f SCLK ’CS’ s h o u l d s t a y h igh
c o n s t a n t c s l o w : i n t e g e r : adcBi tNb +4; −− d e t e r m i n e s
−− d u r i n g how many p e r i o d s o f SCLK ’CS’ s h o u l d s t a y low
c o n s t a n t s t e p : u n s i g n e d ( ddsBitNb−1 downto 0 ) :=
t o u n s i g n e d ( 3 4 1 , ddsBi tNb ) ;
−− s t e p we use f o r DDS: we have a 10 b i t c o u n t e r (1024
−− d i f f e r e n t v a l u e s )
−− f r e q u e n c y d i v i d e r by t h r e e : f = ( 3 4 1 / 1 0 2 3 ) ∗ f ( c l k ) =
−− ( 1 / 3 ) ∗ f ( c l k )
BEGIN
−− i n c r e m e n t s t h e s t e p t o t h e c o u n t e r on t h e r i s i n g edge of
−− t h e c l o c k
−− t h e c o u n t e r c o u n t s : 0 , 3 4 1 , 6 8 2 , 1 0 2 3 , 3 4 1 , . . .
−− i f t h e c o u n t e r i s 1023 , we add 3 4 2 . O t h e r w i s e t h e
−− c o u n t e r c o u n t s : 0 , 3 4 1 , 6 8 2 , 1 0 2 3 , 3 4 0 , 6 8 1 , . . .
p r o c e s s ( r e s e t , c l o c k )
b e g i n
i f ( r e s e t = ’1 ’ ) t h e n
c o u n t e r d d s r i s i n g <= ( o t h e r s => ’ 0 ’ ) ;
e l s i f r i s i n g e d g e ( c l o c k ) t h e n
i f c o u n t e r d d s r i s i n g = t o u n s i g n e d ( 1 0 2 3 , ddsBi tNb )
t h e n
c o u n t e r d d s r i s i n g <= c o u n t e r d d s r i s i n g +
s t e p + 1 ;
e l s e
c o u n t e r d d s r i s i n g <= c o u n t e r d d s r i s i n g +
s t e p ;
end i f ;
end i f ;
end p r o c e s s ;
−− d e l a y o f h a l f a c l o c k p e r i o d by t r i g g e r i n g on t h e f a l l i n g edge
−− of t h e c l o c k
p r o c e s s ( r e s e t , c l o c k )
b e g i n
i f ( r e s e t = ’1 ’ ) t h e n
c o u n t e r d d s r i s i n g i <= ( o t h e r s => ’ 0 ’ ) ;
e l s i f f a l l i n g e d g e ( c l o c k ) t h e n
c o u n t e r d d s r i s i n g i <= c o u n t e r d d s r i s i n g ;
end i f ;
end p r o c e s s ;
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s c l k i <= c o u n t e r d d s r i s i n g ( c o u n t e r d d s r i s i n g ’ h igh ) and
c o u n t e r d d s r i s i n g i ( c o u n t e r d d s r i s i n g ’ h igh ) ;
−− by t a k i n g t h e MSB of t h e c o u n t e r , we can g e n e r a t e a d i v i d e r by
−− t h r e e wi th a du ty c y c l e o f 50 %.
−− e n a b l e p u l s e o f 1 c l o c k p e r i o d
p r o c e s s ( r e s e t , c l o c k )
b e g i n
i f ( r e s e t = ’1 ’ ) t h e n
s c l k i 2 <= ’ 0 ’ ;
e l s i f r i s i n g e d g e ( c l o c k ) t h e n
s c l k i 2 <= s c l k i ;
end i f ;
end p r o c e s s ;
e n a b l e <= s c l k i and ( n o t s c l k i 2 ) ;
−− g e n e r a t e s a p u l s e o f one c l o c k p e r i o d on t h e r i s i n g edge o f
−− SCLK
−− c s n
p r o c e s s ( r e s e t , c l o c k )
v a r i a b l e c o u n t e r l o w : i n t e g e r r a n g e 0 t o ( adcBi tNb +4) ;
v a r i a b l e c o u n t e r h i g h : i n t e g e r r a n g e 0 t o 6 ;
b e g i n
i f ( r e s e t = ’1 ’ ) t h e n
c l o c k i c s <= ’ 1 ’ ;
c o u n t e r l o w := 0 ;
c o u n t e r h i g h := 0 ;
e l s i f r i s i n g e d g e ( c l o c k ) t h e n
i f ( e n a b l e = ’1 ’ ) t h e n
i f ( c o u n t e r l o w < c s l o w ) t h e n
c l o c k i c s <= ’ 0 ’ ;
c o u n t e r l o w := c o u n t e r l o w +1;
c o u n t e r h i g h := 0 ;
e l s e
i f c o u n t e r h i g h < ( c s h i g h −1) t h e n
c l o c k i c s <= ’ 1 ’ ;
c o u n t e r h i g h := c o u n t e r h i g h + 1 ;
e l s e
c o u n t e r l o w := 0 ;
end i f ;
end i f ;
end i f ;
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end i f ;
end p r o c e s s ;
CS n <= c l o c k i c s ;
−− s e r i a l t o p a r a l l e l c o n v e r s i o n
p r o c e s s ( r e s e t , c l o c k )
v a r i a b l e SCLK counter : i n t e g e r r a n g e −1 t o ( adcBi tNb +3) ;
b e g i n
i f ( r e s e t = ’ 1 ’ ) t h e n
SCLK Counter := adcBi tNb +3;
l o g i c v o l t a g e <= ( o t h e r s => ’ 0 ’ ) ;
ADC i <= ( o t h e r s => ’ 0 ’ ) ;
v o l t a g e i <= 0 ;
e l s i f r i s i n g e d g e ( c l o c k ) t h e n
i f ( c l o c k i C S = ’ 0 ’ ) t h e n
i f ( e n a b l e = ’1 ’ ) t h e n
l o g i c v o l t a g e ( SCLK counter ) <= SDATA;
SCLK Counter := SCLK Counter−1;
end i f ;
e l s i f ( c l o c k i C S = ’ 1 ’ ) t h e n
SCLK Counter := adcBi tNb +3;
ADC i <= l o g i c v o l t a g e ( l o g i c v o l t a g e ’ high−3
downto 1 ) ;
−− s e r i a l t o p a r a l l e l a f t e r each c o n v e r s i o n
v o l t a g e i <= t o i n t e g e r ( u n s i g n e d ( ADC i ) ) ;
−− d i s p l a y as i n t e g e r
end i f ;
end i f ;
end p r o c e s s ;
ADC <= ADC i ;
v o l t a g e <= v o l t a g e i ;
s c l k <= s c l k i ;
END ARCHITECTURE RTL ;
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I.1.2 Ethernet
Dual port RAM
−− Thi s a r c h i t e c t u r e r e p r e s e n t s a d u a l p o r t RAM. We w r i t e t o RAM
−− v i a p o r t A and r e a d from RAM v i a p o r t B
USE s t d . t e x t i o . a l l ;
ARCHITECTURE bhv OF b r a m D u a l p o r t W r i t e f i r s t IS
−− D ef in e ramConten t t y p e
t y p e ramContentType i s a r r a y (0 t o (2∗∗ a d d r e s s B i t N b )−1) o f
b i t v e c t o r ( da taBi tNb−1 DOWNTO 0) ;
−− D e c l a r e ramConten t s i g n a l
s i g n a l ramConten t : ramContentType ;
BEGIN
−− P o r t A
−− We w r i t e t h e samples i n RAM v i a p o r t A
p r o c e s s ( clockA )
b e g i n
i f clockA ’ e v e n t and clockA = ’1 ’ t h e n
i f enA = ’1 ’ t h e n
i f wri teEnA = ’1 ’ t h e n
ramConten t ( t o i n t e g e r ( u n s i g n e d ( addres sA ) ) ) :=
t o b i t v e c t o r ( da taInA , ’ 0 ’ ) ;
end i f ;
end i f ;
end i f ;
end p r o c e s s ;
−− P o r t B
−− when we want t o send a frame , we r e a d t h e d a t a from RAM v i a p o r t B
p r o c e s s ( c lockB )
b e g i n
i f clockB ’ e v e n t and clockB = ’1 ’ t h e n
dataOutB <= t o s t d u l o g i c v e c t o r ( ramConten t ( t o i n t e g e r
( u n s i g n e d ( a d d r e s s B ) ) ) ) ;
end i f ;
end p r o c e s s ;
END ARCHITECTURE bhv ;
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Controller
−− Thi s a r c h i t e c t u r e c o n t r o l s t h e d a t a we p u t i n a f rame
−− when we want t o send . When i t g e t s a p u l s e ’ sendFrame ’ ,
−− t h e RAM i s r e a d and send . I t a l s o d e t e r m i n e s t h e UDP p o r t ,
−− t h e d e s t i n a t i o n IP a d d r e s s and t h e d e s t i n a t i o n MAC a d d r e s s .
ARCHITECTURE RTL OF u d p A p p l D i s c a r d C o n t r o l l e r IS
s i g n a l ramCounter : u n s i g n e d ( addressB ’ r a n g e ) ;
s i g n a l f u n c t i o n S e l e c t e d : s t d u l o g i c ;
t y p e d i s c a r d S t a t e T y p e i s (
i d l e , w a i t G r a n t , send1 , send , w a i t F i f o , wai tSendEnd ) ;
s i g n a l d i s c a r d S t a t e : d i s c a r d S t a t e T y p e ;
s i g n a l b e g i n c o u n t e r : s t d u l o g i c ; −− d e t e r m i n e s
−− where we s h o u l d s t a r t r e a d i n g ( b e g i n o r ha l fway RAM)
c o n s t a n t halfRam : u n s i g n e d ( addressB ’ r a n g e ) := s h i f t l e f t
( r e s i z e ( ” 1 ” , addressB ’ l e n g t h ) , addressB ’ l e n g t h −1) ;
c o n s t a n t max : n a t u r a l := 10000000; −− d e t e r m i n e s how
−− l ong t h e LED b l i n k s when a UDP p a c k e t i s r e c e i v e d
BEGIN
f u n c t i o n S e l e c t e d <= ’1 ’ when u n s i g n e d ( u d p P o r t I n ) = p o r t I d
e l s e ’ 0 ’ ;
i s S e l e c t e d <= f u n c t i o n S e l e c t e d ;
−− When t h e r e i s a p a c k e t f o r UDP p o r t ’ p o r t I d ’ , our b l o c k i s s e l e c t e d .
readEn <= f u n c t i o n S e l e c t e d ;
−− When t h e r e i s a p a c k e t f o r us , we can r e a d i t .
−− When t h e FPGA r e c e i v e s a v a l i d UDP p a c k e t on p o r t ’ p o r t I d ’ ,
−− a l e d w i l l b l i n k .
p r o c e s s ( c lock , r e s e t )
v a r i a b l e l e d C o u n t e r : n a t u r a l ;
b e g i n
i f r e s e t = ’1 ’ t h e n
ledUdp <= ’ 0 ’ ;
l e d C o u n t e r <= 0 ;
e l s i f r i s i n g e d g e ( c l o c k ) t h e n
i f udpDa taVa l id = ’1 ’ and l e d C o u n t e r = 0 and
u d p P o r t I n = s t d u l o g i c v e c t o r ( t o u n s i g n e d ( p o r t I d ,
u d p P o r t I n ’ l e n g t h ) ) t h e n
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ledUdp <= ’ 1 ’ ;
l e d C o u n t e r := l e d C o u n t e r + 1 ;
e l s i f l e d C o u n t e r = max t h e n
ledUdp <= ’ 0 ’ ;
l e d C o u n t e r := 0 ;
e l s i f l e d C o u n t e r > 0 t h e n
l e d C o u n t e r := l e d C o u n t e r + 1 ;
end i f ;
end i f ;
end p r o c e s s ;
−− r e a d RAM c o n t e n t f o r d a t a t o send
countRamAddresses : p r o c e s s ( r e s e t , c l o c k )
b e g i n
i f r e s e t = ’1 ’ t h e n
ramCounter <= ( o t h e r s => ’ 0 ’ ) ;
e l s i f r i s i n g e d g e ( c l o c k ) t h e n
i f ramCounter = 0 t h e n
i f d i s c a r d S t a t e = send1 t h e n
ramCounter <= ramCounter + 1 ;
end i f ;
e l s e
i f ramCounter < f rameLength−1 t h e n
i f d i s c a r d S t a t e = send t h e n
i f t x F u l l = ’0 ’ t h e n
ramCounter <= ramCounter + 1 ;
e l s e
ramCounter <= ramCounter − 1 ;
end i f ;
e l s i f d i s c a r d S t a t e = w a i t F i f o t h e n
i f t x F u l l = ’0 ’ t h e n
ramCounter <= ramCounter + 1 ;
end i f ;
end i f ;
e l s e
ramCounter <= ( o t h e r s => ’ 0 ’ ) ;
end i f ;
end i f ;
end i f ;
end p r o c e s s countRamAddresses ;
−− when we want t o send a frame , ’ b e g i n c o u n t e r ’ i s i n v e r t e d .
−− ’ b e g i n c o u n t e r ’ d e t e r m i n e s which p a r t o f t h e RAM i s send .
p r o c e s s ( c lock , r e s e t )
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b e g i n
i f r e s e t = ’1 ’ t h e n
b e g i n c o u n t e r <= ’ 0 ’ ;
e l s i f r i s i n g e d g e ( c l o c k ) t h e n
i f sendFrame = ” 01 ” or sendFrame = ” 10 ” t h e n
b e g i n c o u n t e r <= n o t b e g i n c o u n t e r ;
end i f ;
end i f ;
end p r o c e s s ;
−− d i s c a r d FSM
d i s c a r d S e q u e n c e r : p r o c e s s ( r e s e t , c l o c k )
b e g i n
i f r e s e t = ’1 ’ t h e n
d i s c a r d S t a t e <= i d l e ;
e l s i f r i s i n g e d g e ( c l o c k ) t h e n
c a s e d i s c a r d S t a t e i s
when i d l e =>
i f sendFrame = ” 01 ” or sendFrame = ” 10 ” t h e n
d i s c a r d S t a t e <= w a i t G r a n t ;
end i f ;
when w a i t G r a n t =>
i f w r i t e G r a n t e d = ’1 ’ t h e n
d i s c a r d S t a t e <= send1 ;
end i f ;
when send1 =>
d i s c a r d S t a t e <= send ;
when send =>
i f ramCounter = 0 t h e n
d i s c a r d S t a t e <= wai tSendEnd ;
e l s i f t x F u l l = ’1 ’ t h e n
d i s c a r d S t a t e <= w a i t F i f o ;
end i f ;
when w a i t F i f o =>
i f t x F u l l = ’0 ’ t h e n
d i s c a r d S t a t e <= send ;
end i f ;
when wai tSendEnd =>
i f sendFrame = ” 00 ” t h e n
d i s c a r d S t a t e <= i d l e ;
end i f ;
end c a s e ;
end i f ;
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end p r o c e s s d i s c a r d S e q u e n c e r ;
−− w r i t e t o UDP
w r i t e R e q u e s t <= ’1 ’ when
( d i s c a r d S t a t e = w a i t G r a n t ) o r
( d i s c a r d S t a t e = send1 ) o r
( d i s c a r d S t a t e = send ) o r
( d i s c a r d S t a t e = w a i t F i f o )
e l s e ’ 0 ’ ;
txWr <= n o t t x F u l l when d i s c a r d S t a t e = send
e l s e ’ 0 ’ ;
−− I f ’ b e g i n c o u n t e r ’ = ’0 ’ , we r e a d from t h e f i r s t p a r t o f
−− t h e RAM. Otherwise , t h e second p a r t i s r e a d .
a d d r e s s B <= s t d u l o g i c v e c t o r ( ramCounter ) when b e g i n c o u n t e r
= ’0 ’ e l s e s t d u l o g i c v e c t o r ( ramCounter +halfRam ) ;
d e s t U d p P o r t <= s t d u l o g i c v e c t o r ( t o u n s i g n e d ( p o r t I d ,
de s tUdpPor t ’ l e n g t h ) ) ;
udpPor tOu t <= s t d u l o g i c v e c t o r ( t o u n s i g n e d ( p o r t I d ,
udpPor tOut ’ l e n g t h ) ) ;
−− I f we send a UDP p a c k e t t o p o r t ’ p o r t I d ’ from t h e PC , t h e
−− FPGA w i l l send t o t h e IP a d d r e s s and MAC a d d r e s s o f t h e PC .
p r o c e s s ( c lock , r e s e t )
b e g i n
i f r e s e t = ’1 ’ t h e n
d e s t I p A d d r e s s <= s o u r c e I p A d d r e s s ;
des tMacAddress <= sourceMacAddress ;
e l s i f r i s i n g e d g e ( c l o c k ) t h e n
i f u d p P o r t I n = s t d u l o g i c v e c t o r ( t o u n s i g n e d (
p o r t I d , u d p P o r t I n ’ l e n g t h ) ) and udpDa taVa l id = ’1 ’
t h e n
d e s t I p A d d r e s s <= s o u r c e I p A d d r e s s ;
des tMacAddress <= sourceMacAddress ;
end i f ;
end i f ;
end p r o c e s s ;
−− we b r i n g ’ b e g i n c o u n t e r ’ o u t s i d e , so we can s e e on t h e
−− o s c i l l o s c o p e whe the r t h e FPGA a l t e r n a t e l y r e a d s from
−− t h e f i r s t and t h e second p a r t o f RAM ( t h i s s i g n a l s h o u l d
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−− be a s q u a r e wave wi th a du ty c y c l e o f 50 %) .
b e g i n c <= b e g i n c o u n t e r ;
END ARCHITECTURE RTL ;
ADC to RAM
−− Thi s a r c h i t e c t u r e r e c e i v e s t h e 12 b i t s ample s from t h e ADC
−− c o n t r o l l e r and s t o r e s them i n RAM
ARCHITECTURE a d c t o r a m OF a d c t o r a m IS
c o n s t a n t halfRam : u n s i g n e d ( addressA ’ r a n g e ) := s h i f t l e f t
( r e s i z e ( ” 1 ” , addressA ’ l e n g t h ) , addressA ’ l e n g t h −1) ;
c o n s t a n t fu l lRam : u n s i g n e d ( addressA ’ r a n g e ) := ( o t h e r s =>
’ 0 ’ ) ;
s i g n a l c s n i : s t d u l o g i c ;
s i g n a l c s n i 2 : s t d u l o g i c ;
s i g n a l w r i t e E n A i : s t d l o g i c ;
s i g n a l a d d r e s s A i : u n s i g n e d ( ad d re s s B i tNb−1 downto 0 ) ;
BEGIN
enA <= ’ 1 ’ ;
−− d e l a y ’ cs n ’ 1 c l o c k p e r i o d
p r o c e s s ( c lock , r e s e t )
b e g i n
i f r e s e t = ’1 ’ t h e n
c s n i <= ’ 0 ’ ;
e l s i f r i s i n g e d g e ( c l o c k ) t h e n
c s n i <= c s n ;
end i f ;
end p r o c e s s ;
−− d e l a y ’ cs n ’ a n o t h e r c l o c k p e r i o d
p r o c e s s ( c lock , r e s e t )
b e g i n
i f r e s e t = ’1 ’ t h e n
c s n i 2 <= ’ 0 ’ ;
e l s i f r i s i n g e d g e ( c l o c k ) t h e n
c s n i 2 <= c s n i ;
end i f ;
end p r o c e s s ;
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w r i t e E n A i <= c s n and n o t ( c s n i 2 ) ;
−− w r i t e E n A i i s h igh f o r 2 c l o c k p e r i o d s ,
−− i n t h e f i r s t p e r i o d we w r i t e t h e f i r s t b y t e o f t h e sample ,
−− i n t h e second p e r i o d we w r i t e t h e second b y t e o f t h e sample .
−− w r i t e s sample s t o RAM
p r o c e s s ( c lock , r e s e t )
v a r i a b l e c o u n t e r : i n t e g e r ;
b e g i n
i f r e s e t = ’1 ’ t h e n
a d d r e s s A i <= ( o t h e r s => ’ 0 ’ ) ;
da t a InA <= ( o t h e r s => ’ 0 ’ ) ;
c o u n t e r := 0 ;
e l s i f r i s i n g e d g e ( c l o c k ) t h e n
i f ( w r i t e E n A i = ’ 1 ’ ) t h e n
i f c o u n t e r = 0 t h e n
da ta InA <= ( ’ 0 ’ , ’ 0 ’ , ’ 0 ’ , ’ 0 ’ ) & ADC
(ADC’ h igh downto 8 ) ;
−− p u t 4 z e r o s b e f o r e sample t o s t o r e 16
−− b i t s (2 b y t e s ) i n RAM
c o u n t e r := 1 ;
a d d r e s s A i <= a d d r e s s A i + 1 ;
e l s i f c o u n t e r = 1 t h e n
da ta InA <= ADC(7 downto 0 ) ;
c o u n t e r := 0 ;
a d d r e s s A i <= a d d r e s s A i + 1 ;
end i f ;
i f ( a d d r e s s A i = halfRAM ) t h e n
sendFrame<=” 01 ” ;
−− when we a r e ha l fway t h e RAM, t h e c o n t e n t
−− of t h e f i r s t p a r t i s send
e l s i f a d d r e s s A i = fu l lRam t h e n
sendFrame<=” 10 ” ;
−− when we a r e a t t h e end of t h e RAM, t h e
−− c o n t e n t o f t h e second p a r t i s send
e l s e
sendFrame<=” 00 ” ;
end i f ;
end i f ;
end i f ;
end p r o c e s s ;
−− c o n t r o l s i g n a l s t o d u a l p o r t RAM
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addres sA <= s t d u l o g i c v e c t o r ( a d d r e s s A i −1) ;
wri teEnA <= w r i t e E n A i ;
END ARCHITECTURE a d c t o r a m ;
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I.1.3 Sequence generation for LEDs
ARCHITECTURE gen OF b i t g e n IS
s i g n a l b i t l e d 1 s i g : s t d l o g i c v e c t o r ( ( L−1) downto 0 ) ;
c o n s t a n t L : i n t e g e r := L a r r a y ’ l e n g t h ;
BEGIN
P1 : p r o c e s s ( r e s e t , c l o c k )
b e g i n
i f ( r e s e t = ’ 1 ’ ) t h e n
b i t l e d 1 s i g <= L a r r a y ;
e l s i f r i s i n g e d g e ( c l o c k ) and c l o c k d i v 1 0 0 k = ’1 ’ t h e n
−−g e n e r a t i n g max l e n g t h LFSR ’ s f o r d i f f e r e n t r e g i s t e r l e n g h t s
i f L = 4 t h e n
−− d i f f e r e n t LFSR f o r t h e d i f f e r e n t LEDS( number c o r r e s p o n d s wi th l e d )
c a s e lednumber i s
when 1 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−2) ) ;
when o t h e r s => b i t l e d 1 s i g <= ( b i t l e d 1 s i g ( ( L−2) downto 0 ) &
b i t l e d 1 s i g ( L−1) ) ;
end c a s e ;
e l s i f L = 5 t h e n
−− d i f f e r e n t LFSR f o r t h e d i f f e r e n t LEDS( number c o r r e s p o n d s wi th l e d )
c a s e lednumber i s
when 1 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−3) ) ;
when 2 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−2) xor
b i t l e d 1 s i g ( L−3) xor b i t l e d 1 s i g ( L−4) ) ;
when 3 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−2) xor
b i t l e d 1 s i g ( L−3) xor b i t l e d 1 s i g ( L−5) ) ;
when o t h e r s => b i t l e d 1 s i g <= ( b i t l e d 1 s i g ( ( L−2) downto 0 ) &
b i t l e d 1 s i g ( L−1) ) ;
end c a s e ;
e l s i f L = 6 t h e n
−− d i f f e r e n t LFSR f o r t h e d i f f e r e n t LEDS( number c o r r e s p o n d s wi th l e d )
c a s e lednumber i s
when 1 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−2) ) ;
when 2 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−2) xor
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b i t l e d 1 s i g ( L−3) xor b i t l e d 1 s i g ( L−6) ) ;
when 3 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−2) xor
b i t l e d 1 s i g ( L−4) xor b i t l e d 1 s i g ( L−5) ) ;
when o t h e r s => b i t l e d 1 s i g <= ( b i t l e d 1 s i g ( ( L−2) downto 0 ) &
b i t l e d 1 s i g ( L−1) ) ;
end c a s e ;
e l s i f L = 7 t h e n
−− d i f f e r e n t LFSR f o r t h e d i f f e r e n t LEDS( number c o r r e s p o n d s wi th l e d )
c a s e lednumber i s
when 1 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−2) xor
b i t l e d 1 s i g ( L−3) xor b i t l e d 1 s i g ( L−4) ) ;
when 2 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−2) xor
b i t l e d 1 s i g ( L−3) xor b i t l e d 1 s i g ( L−6) ) ;
when 3 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−2) xor
b i t l e d 1 s i g ( L−4) xor b i t l e d 1 s i g ( L−6) ) ;
when 4 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−2) xor
b i t l e d 1 s i g ( L−4) xor b i t l e d 1 s i g ( L−7) ) ;
when 5 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−3) xor
b i t l e d 1 s i g ( L−4) xor b i t l e d 1 s i g ( L−5) ) ;
when 6 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−2) ) ;
when 7 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−4) ) ;
when 8 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−2) xor
b i t l e d 1 s i g ( L−3) xor b i t l e d 1 s i g ( L−4) xor
b i t l e d 1 s i g ( L−5) xor b i t l e d 1 s i g ( L−6) ) ;
when 9 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−2) xor
b i t l e d 1 s i g ( L−3) xor b i t l e d 1 s i g ( L−4) xor
b i t l e d 1 s i g ( L−6) xor b i t l e d 1 s i g ( L−7) ) ;
when o t h e r s => b i t l e d 1 s i g <= ( b i t l e d 1 s i g ( ( L−2) downto 0 ) &
b i t l e d 1 s i g ( L−1) ) ;
end c a s e ;
e l s i f L = 8 t h e n
−− d i f f e r e n t LFSR f o r t h e d i f f e r e n t LEDS( number c o r r e s p o n d s wi th l e d )
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c a s e lednumber i s
when 1 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−2) xor
b i t l e d 1 s i g ( L−3) xor b i t l e d 1 s i g ( L−8) ) ;
when 2 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−2) xor
b i t l e d 1 s i g ( L−4) xor b i t l e d 1 s i g ( L−6) ) ;
when 3 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−2) xor
b i t l e d 1 s i g ( L−6) xor b i t l e d 1 s i g ( L−7) ) ;
when 4 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−3) xor
b i t l e d 1 s i g ( L−4) xor b i t l e d 1 s i g ( L−5) ) ;
when 5 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−3) xor
b i t l e d 1 s i g ( L−4) xor b i t l e d 1 s i g ( L−6) ) ;
when 6 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−3) xor
b i t l e d 1 s i g ( L−4) xor b i t l e d 1 s i g ( L−7) ) ;
when 7 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−2) xor
b i t l e d 1 s i g ( L−3) xor b i t l e d 1 s i g ( L−4) xor
b i t l e d 1 s i g ( L−5) xor b i t l e d 1 s i g ( L−7) ) ;
when 8 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−2) xor
b i t l e d 1 s i g ( L−3) xor b i t l e d 1 s i g ( L−4) xor
b i t l e d 1 s i g ( L−7) xor b i t l e d 1 s i g ( L−8) ) ;
when o t h e r s => b i t l e d 1 s i g <= ( b i t l e d 1 s i g ( ( L−2) downto 0 ) &
b i t l e d 1 s i g ( L−1) ) ;
end c a s e ;
e l s i f L = 9 t h e n
−− d i f f e r e n t LFSR f o r t h e d i f f e r e n t LEDS( number c o r r e s p o n d s wi th l e d )
c a s e lednumber i s
when 1 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−5) ) ;
when 2 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−2) xor
b i t l e d 1 s i g ( L−3) xor b i t l e d 1 s i g ( L−8) ) ;
when 3 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−2) xor
b i t l e d 1 s i g ( L−4) xor b i t l e d 1 s i g ( L−5) ) ;
when 4 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−2) xor
b i t l e d 1 s i g ( L−5) xor b i t l e d 1 s i g ( L−6) ) ;
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when 5 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−2) xor
b i t l e d 1 s i g ( L−5) xor b i t l e d 1 s i g ( L−9) ) ;
when 6 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−2) xor
b i t l e d 1 s i g ( L−6) xor b i t l e d 1 s i g ( L−8) ) ;
when 7 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−3) xor
b i t l e d 1 s i g ( L−4) xor b i t l e d 1 s i g ( L−6) ) ;
when 8 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−3) xor
b i t l e d 1 s i g ( L−5) xor b i t l e d 1 s i g ( L−8) ) ;
when 9 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−4) xor
b i t l e d 1 s i g ( L−5) xor b i t l e d 1 s i g ( L−7) ) ;
when 10 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−2) xor
b i t l e d 1 s i g ( L−3) xor b i t l e d 1 s i g ( L−4) xor
b i t l e d 1 s i g ( L−5) xor b i t l e d 1 s i g ( L−7) ) ;
when 11 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−2) xor
b i t l e d 1 s i g ( L−3) xor b i t l e d 1 s i g ( L−4) xor
b i t l e d 1 s i g ( L−5) xor b i t l e d 1 s i g ( L−9) ) ;
when o t h e r s => b i t l e d 1 s i g <= ( b i t l e d 1 s i g ( ( L−2) downto 0 ) &
b i t l e d 1 s i g ( L−1) ) ;
end c a s e ;
e l s i f L = 10 t h e n
−− d i f f e r e n t LFSR f o r t h e d i f f e r e n t LEDS( number c o r r e s p o n d s wi th l e d )
c a s e lednumber i s
when 1 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−4) ) ;
when 2 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−2) xor
b i t l e d 1 s i g ( L−3) xor b i t l e d 1 s i g ( L−6) ) ;
when 3 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−2) xor
b i t l e d 1 s i g ( L−4) xor b i t l e d 1 s i g ( L−5) ) ;
when 4 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−2) xor
b i t l e d 1 s i g ( L−4) xor b i t l e d 1 s i g ( L−8) ) ;
when 5 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−2) xor
b i t l e d 1 s i g ( L−5) xor b i t l e d 1 s i g ( L−10) ) ;
I Code 129
when 6 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−2) xor
b i t l e d 1 s i g ( L−6) xor b i t l e d 1 s i g ( L−9) ) ;
when 7 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−2) xor
b i t l e d 1 s i g ( L−7) xor b i t l e d 1 s i g ( L−9) ) ;
when 8 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−3) xor
b i t l e d 1 s i g ( L−4) xor b i t l e d 1 s i g ( L−6) ) ;
when 9 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−3) xor
b i t l e d 1 s i g ( L−4) xor b i t l e d 1 s i g ( L−9) ) ;
when 10 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−3) xor
b i t l e d 1 s i g ( L−6) xor b i t l e d 1 s i g ( L−7) ) ;
when 11 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−3) xor
b i t l e d 1 s i g ( L−7) xor b i t l e d 1 s i g ( L−8) ) ;
when o t h e r s => b i t l e d 1 s i g <= ( b i t l e d 1 s i g ( ( L−2) downto 0 ) &
b i t l e d 1 s i g ( L−1) ) ;
end c a s e ;
e l s i f L = 11 t h e n
−− d i f f e r e n t LFSR f o r t h e d i f f e r e n t LEDS( number c o r r e s p o n d s wi th l e d )
c a s e lednumber i s
when 1 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−3) ) ;
when 2 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−2) xor
b i t l e d 1 s i g ( L−3) xor b i t l e d 1 s i g ( L−5) ) ;
when 3 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−2) xor
b i t l e d 1 s i g ( L−3) xor b i t l e d 1 s i g ( L−7) ) ;
when 4 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−2) xor
b i t l e d 1 s i g ( L−3) xor b i t l e d 1 s i g ( L−10) ) ;
when 5 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−2) xor
b i t l e d 1 s i g ( L−4) xor b i t l e d 1 s i g ( L−6) ) ;
when 6 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−2) xor
b i t l e d 1 s i g ( L−4) xor b i t l e d 1 s i g ( L−11) ) ;
when 7 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−2) xor
b i t l e d 1 s i g ( L−5) xor b i t l e d 1 s i g ( L−9) ) ;
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when 8 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−2) xor
b i t l e d 1 s i g ( L−5) xor b i t l e d 1 s i g ( L−10) ) ;
when 9 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−2) xor
b i t l e d 1 s i g ( L−6) xor b i t l e d 1 s i g ( L−7) ) ;
when 10 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−2) xor
b i t l e d 1 s i g ( L−8) xor b i t l e d 1 s i g ( L−9) ) ;
when 11 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−2) xor
b i t l e d 1 s i g ( L−9) xor b i t l e d 1 s i g ( L−10) ) ;
when o t h e r s => b i t l e d 1 s i g <= ( b i t l e d 1 s i g ( ( L−2) downto 0 ) &
b i t l e d 1 s i g ( L−1) ) ;
end c a s e ;
e l s i f L = 12 t h e n
−− d i f f e r e n t LFSR f o r t h e d i f f e r e n t LEDS( number c o r r e s p o n d s wi th l e d )
c a s e lednumber i s
when 1 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−2) xor
b i t l e d 1 s i g ( L−3) xor b i t l e d 1 s i g ( L−9) ) ;
when 2 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−2) xor
b i t l e d 1 s i g ( L−3) xor b i t l e d 1 s i g ( L−11) ) ;
when 3 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−2) xor
b i t l e d 1 s i g ( L−5) xor b i t l e d 1 s i g ( L−7) ) ;
when 4 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−2) xor
b i t l e d 1 s i g ( L−6) xor b i t l e d 1 s i g ( L−9) ) ;
when 5 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−3) xor
b i t l e d 1 s i g ( L−4) xor b i t l e d 1 s i g ( L−10) ) ;
when 6 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−3) xor
b i t l e d 1 s i g ( L−8) xor b i t l e d 1 s i g ( L−9) ) ;
when 7 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−4) xor
b i t l e d 1 s i g ( L−5) xor b i t l e d 1 s i g ( L−8) ) ;
when 8 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−4) xor
b i t l e d 1 s i g ( L−6) xor b i t l e d 1 s i g ( L−7) ) ;
when 9 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−5) xor
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b i t l e d 1 s i g ( L−7) xor b i t l e d 1 s i g ( L−8) ) ;
when 10 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−2) xor
b i t l e d 1 s i g ( L−8) xor b i t l e d 1 s i g ( L−9) ) ;
when 11 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−2) xor
b i t l e d 1 s i g ( L−9) xor b i t l e d 1 s i g ( L−10) ) ;
when o t h e r s => b i t l e d 1 s i g <= ( b i t l e d 1 s i g ( ( L−2) downto 0 ) &
b i t l e d 1 s i g ( L−1) ) ;
end c a s e ;
e l s i f L = 13 t h e n
−− d i f f e r e n t LFSR f o r t h e d i f f e r e n t LEDS( number c o r r e s p o n d s wi th l e d )
c a s e lednumber i s
when 1 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−2) xor
b i t l e d 1 s i g ( L−3) xor b i t l e d 1 s i g ( L−6) ) ;
when o t h e r s => b i t l e d 1 s i g <= ( b i t l e d 1 s i g ( ( L−2) downto 0 ) &
b i t l e d 1 s i g ( L−1) ) ;
end c a s e ;
e l s i f L = 14 t h e n
−− d i f f e r e n t LFSR f o r t h e d i f f e r e n t LEDS( number c o r r e s p o n d s wi th l e d )
c a s e lednumber i s
when 1 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−2) xor
b i t l e d 1 s i g ( L−3) xor b i t l e d 1 s i g ( L−13) ) ;
when o t h e r s => b i t l e d 1 s i g <= ( b i t l e d 1 s i g ( ( L−2) downto 0 ) &
b i t l e d 1 s i g ( L−1) ) ;
end c a s e ;
e l s i f L = 15 t h e n
−− d i f f e r e n t LFSR f o r t h e d i f f e r e n t LEDS( number c o r r e s p o n d s wi th l e d )
c a s e lednumber i s
when 1 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−2) xor
b i t l e d 1 s i g ( L−3) xor b i t l e d 1 s i g ( L−5) ) ;
when o t h e r s => b i t l e d 1 s i g <= ( b i t l e d 1 s i g ( ( L−2) downto 0 ) &
b i t l e d 1 s i g ( L−1) ) ;
end c a s e ;
e l s i f L = 16 t h e n
−− d i f f e r e n t LFSR f o r t h e d i f f e r e n t LEDS( number c o r r e s p o n d s wi th l e d )
c a s e lednumber i s
when 1 => b i t l e d 1 s i g <= b i t l e d 1 s i g ( ( L−2) downto 0 ) &
( b i t l e d 1 s i g ( L−1) xor b i t l e d 1 s i g ( L−2) xor
b i t l e d 1 s i g ( L−4) xor b i t l e d 1 s i g ( L−13) ) ;
when o t h e r s => b i t l e d 1 s i g <= ( b i t l e d 1 s i g ( ( L−2) downto 0 ) &
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b i t l e d 1 s i g ( L−1) ) ;
end c a s e ;
end i f ;
end i f ;
end i f ;
end p r o c e s s P1 ;
b i t l e d 1 <= b i t l e d 1 s i g ( L−1) ;
END ARCHITECTURE gen ;
I Code 133
I.2 Python Code
I.2.1 Ethernet sender
# Th i s Python s c r i p t s e n d s a UDP p a c k e t t o t h e FPGA .
i m p o r t s o c k e t
UDP IP = ’ 1 6 9 . 2 5 4 . 1 1 1 . 1 ’ # IP a d d r e s s FPGA
UDP PORT = 9 # d e s t i n a t i o n UDP p o r t
HOST = s o c k e t . ge thos tbyname ( s o c k e t . g e t h o s t n a m e ( ) ) # g e t h o s t
sock = s o c k e t . s o c k e t ( s o c k e t . AF INET , s o c k e t .SOCK DGRAM)
sock . b ind ( ( HOST, 0 ) ) # b ind s o c k e t t o hos t , choose s o u r c e UDP p o r t ( 0 )
p r i n t ”HOST: ” , HOST
d a t a = ” H e l l o wor ld VLC Communicat ion C o r r e l a t i o n f i l t e r Python E t h e r n e t ,\
t e s t message t o send t o FPGA”
# d a t a t o send
sock . s e n d t o ( da t a , ( UDP IP , UDP PORT) ) # send t o d e s t i n a t i o n
p r i n t ” send done ”
sock . c l o s e ( ) # c l o s e s o c k e t
I.2.2 Main script
# Th i s Python s c r i p t r e c e i v e s UDP p a c k e t s from t h e FPGA . These p a c k e t s
# c o n t a i n t h e samples t a k e n by t h e ADC. The samples a r e s t o r e d i n an
# a r r a y and we do some c a l c u l a t i o n s t o p r i n t t h e samples i n a g raph
# as seen on t h e o s c i l l o s c o p e . Be fo r e r e c e i v i n g t h e da t a , we f i r s t send
# a p a c k e t t o t h e FPGA, so he knows our MAC a d d r e s s and IP a d d r e s s .
# We a l s o f i l t e r t h e r e c e i v e d d a t a wi th each of t h e b i t s e q u e n c e s . A f t e r
# t h i s c o r r e l a t i o n , we use some code t o f i n d t h e p o s i t i o n . F i n a l l y , we
# p l o t t h e p o s i t i o n i n a graph .
# We i m p o r t t h e f i l e ’ f u n c t i o n s . py ’ where we d e f i n e d t h e f u n c t i o n s we
# need .
# We a l s o i m p o r t t h e f i l e ’ f u n c t i o n s t e s t . py ’ where we d e f i n e d some
# f u n c t i o n s f o r t e s t i n g p u r p o s e s .
i m p o r t f u n c t i o n s
i m p o r t f u n c t i o n s t e s t
i m p o r t m a t p l o t l i b . p y p l o t a s p l t
from s c i p y . s i g n a l i m p o r t l f i l t e r
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i m p o r t numpy as np
UDP IP = ’ 1 6 9 . 2 5 4 . 1 1 1 . 1 ’ # IP a d d r e s s FPGA
UDP PORT = 9 # d e s t i n a t i o n UDP p o r t
f u n c t i o n s . sendUdp ( UDP IP , UDP PORT) # send UDP p a c k e t t o FPGA
UDP IP = ’ ’ # g e t p a c k e t s from a l l IP a d d r e s s e s
UDP PORT = 9 # b ind t o UDP p o r t 9
s e q u e n c e = [ 0 , 1 , 0 , 0 , 1 , 0 , 1 , 1 , 0 , 1 ] # 10 b i t s t a r t s e q u e n c e o f t h e LFSRs
s e q u e n c e 1 g e n = f u n c t i o n s . g e n e r a t e s e q 1 ( s e q u e n c e ) # s e q u e n c e o f 1023 b i t s
s e q u e n c e 2 g e n = f u n c t i o n s . g e n e r a t e s e q 2 ( s e q u e n c e ) # s e q u e n c e o f 1023 b i t s
s e q u e n c e 3 g e n = f u n c t i o n s . g e n e r a t e s e q 3 ( s e q u e n c e ) # s e q u e n c e o f 1023 b i t s
s e q u e n c e 4 g e n = f u n c t i o n s . g e n e r a t e s e q 4 ( s e q u e n c e ) # s e q u e n c e o f 1023 b i t s
s e q u e n c e 5 g e n = f u n c t i o n s . g e n e r a t e s e q 5 ( s e q u e n c e ) # s e q u e n c e o f 1023 b i t s
# c a l c u l a t e s e q u e n c e s from s t a r t s e q u e n c e
# b i t s e q u e n c e s s e n t by t h e LEDs ( t ime between two b i t s i s 5 us )
s a m p l e s P e r B i t = 5 # how many sample s we t a k e f o r 1 b i t
s e q u e n c e 1 s a m p l e s = f u n c t i o n s . s e q u e n c e g e n ( sequence1 gen , s a m p l e s P e r B i t )
s e q u e n c e 2 s a m p l e s = f u n c t i o n s . s e q u e n c e g e n ( sequence2 gen , s a m p l e s P e r B i t )
s e q u e n c e 3 s a m p l e s = f u n c t i o n s . s e q u e n c e g e n ( sequence3 gen , s a m p l e s P e r B i t )
s e q u e n c e 4 s a m p l e s = f u n c t i o n s . s e q u e n c e g e n ( sequence4 gen , s a m p l e s P e r B i t )
s e q u e n c e 5 s a m p l e s = f u n c t i o n s . s e q u e n c e g e n ( sequence5 gen , s a m p l e s P e r B i t )
# g e n e r a t e s new b i t s e q u e n c e s so t h e t ime between two b i t s i s 1 us
# i n s t e a d o f 5 us , b e c a u s e t ime between ADC samples i s a l s o 1 us
p a c k e t s = 100
# d e t e r m i n e s on how many d a t a ( p a c k e t s ) we want t o do t h e c a l c u l a t i o n s
n u m b e r O f C a l c u l a t i o n s = 1
# how many t i m e s we want t o run t h e w h i l e loop
w h i l e n u m b e r O f C a l c u l a t i o n s >= 1 :
n u m b e r O f C a l c u l a t i o n s = n u m b e r O f C a l c u l a t i o n s − 1
a r r a y p a c k e t s = f u n c t i o n s . r e c e i v e U d p ( p a c k e t s , UDP IP , UDP PORT)
# t h i s f u n c t i o n r e c e i v e s n p a c k e t s and g i v e s t h e r e c e i v e d d a t a back
# i n a l i s t
a r r a y a n a l o g , a r r a y r e a l = f u n c t i o n s . b i t t o r e a l a n d o s c v a l \
( a r r a y p a c k e t s )
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# t h i s f u n c t i o n c a l c u l a t e s t h e samples (2 b y t e s ) and c a l c u l a t e s t h e
# c o r r e s p o n d i n g a n a l o g v a l u e s as seen on t h e o s c i l l o s c o p e .
a r r a y p e a k s o u t = f u n c t i o n s . g e t p e a k s o u t ( a r r a y a n a l o g , 0 . 0 7 )
# t h i s f u n c t i o n f i l t e r s o u t t h e unwanted peaks
t ime = f u n c t i o n s . t imegen ( l e n ( a r r a y r e a l ) ,1 e6 )
# d e t e r m i n e t ime between samples : s a m p l e f r e q u e n c y = 1 MHz
# p l o t d a t a vs . t ime ( a s seen on t h e o s c i l l o s c o p e )
# f u n c t i o n s . g r a f o s c ( t ime , a r r a y p e a k s o u t )
# we used t h i s f u n c t i o n t o s e e what happens i f we f i l t e r t h e b i t
# s e q u e n c e on i t s e l f ( a u t o c o r r e l a t i o n )
# f u n c t i o n s t e s t . a u t o c o r r ( s e q u e n c e 1 s a m p l e s )
# t h i s f u n c t i o n p l o t s t h e r e c e i v e d s i g n a l and t h e i d e a l s i g n a l unde r
# each o t h e r so we can s e e an e v e n t u a l t ime s h i f t
# f u n c t i o n s t e s t . r e c e i v e d v s i d e a l ( a r r a y p e a k s o u t , s e q u e n c e 1 s a m p l e s )
# c o r r e l a t i o n f i l t e r s
y1= l f i l t e r ( s e q u e n c e 1 s a m p l e s , 1 , a r r a y p e a k s o u t )
y2= l f i l t e r ( s e q u e n c e 2 s a m p l e s , 1 , a r r a y p e a k s o u t )
y3= l f i l t e r ( s e q u e n c e 3 s a m p l e s , 1 , a r r a y p e a k s o u t )
y4= l f i l t e r ( s e q u e n c e 4 s a m p l e s , 1 , a r r a y p e a k s o u t )
y5= l f i l t e r ( s e q u e n c e 5 s a m p l e s , 1 , a r r a y p e a k s o u t )
# p l o t f i l t e r e d d a t a vs . t ime
# f u n c t i o n s . g r a f c o r r ( t ime , y1 , 1 )
# f u n c t i o n s . g r a f c o r r ( t ime , y2 , 2 )
# f u n c t i o n s . g r a f c o r r ( t ime , y3 , 3 )
# f u n c t i o n s . g r a f c o r r ( t ime , y4 , 4 )
# f u n c t i o n s . g r a f c o r r ( t ime , y5 , 5 )
# c a l c u l a t e t h e mean of t h e peaks o f t h e f i l t e r e d s i g n a l
c o r r 1 = f u n c t i o n s . m e a n p e a k s a f t e r c o r r e l a t i o n ( y1 , s a m p l e s P e r B i t , \
l e n ( s e q u e n c e 1 g e n ) )
c o r r 2 = f u n c t i o n s . m e a n p e a k s a f t e r c o r r e l a t i o n ( y2 , s a m p l e s P e r B i t , \
l e n ( s e q u e n c e 2 g e n ) )
c o r r 3 = f u n c t i o n s . m e a n p e a k s a f t e r c o r r e l a t i o n ( y3 , s a m p l e s P e r B i t , \
l e n ( s e q u e n c e 3 g e n ) )
c o r r 4 = f u n c t i o n s . m e a n p e a k s a f t e r c o r r e l a t i o n ( y4 , s a m p l e s P e r B i t , \
l e n ( s e q u e n c e 4 g e n ) )
c o r r 5 = f u n c t i o n s . m e a n p e a k s a f t e r c o r r e l a t i o n ( y5 , s a m p l e s P e r B i t , \
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l e n ( s e q u e n c e 5 g e n ) )
p r i n t ” C o r r e l a t i e 1 : ” , c o r r 1
p r i n t ” C o r r e l a t i e 2 : ” , c o r r 2
p r i n t ” C o r r e l a t i e 3 : ” , c o r r 3
p r i n t ” C o r r e l a t i e 4 : ” , c o r r 4
p r i n t ” C o r r e l a t i e 5 : ” , c o r r 5
c o e f f 1 = [ 5 . 6 6 8 , −0.05907 , 0 .0003756 , −1.253e−6, 2 .028 e−9, −1.268e−12]
c o e f f 2 = [ 4 . 1 7 3 , −0.0234 , 9 .693 e−5, −2.265e−7, 2 .575 e−10 , −1.125e−13]
c o e f f 3 = [ 5 . 0 2 4 , −0.04922 , 0 .0003086 , −1.015e−6, 1 .607 e−9, −9.747e−13]
c o e f f 4 = [ 4 . 3 7 9 , −0.02752 , 0 .0001286 , −3.525e−7, 4 .842 e−10 , −2.605e−13]
c o e f f 5 = [ 4 . 7 0 6 , −0.03478 , 0 .0001661 , −4.151e−7, 4 . 9 3 e−10 , −2.238e−13]
# c o e f f i c i e n t s d e r i v e d from t h e f i t t i n g wi th a 5 t h o r d e r polynom on t h e
# measurements ( c o r r e l a t i o n v a l u e v e r s u s r a d i u s )
r a d i u s 1 = f u n c t i o n s . g e t R a d i u s ( c o r r 1 , c o e f f 1 )
r a d i u s 2 = f u n c t i o n s . g e t R a d i u s ( c o r r 2 , c o e f f 2 )
r a d i u s 3 = f u n c t i o n s . g e t R a d i u s ( c o r r 3 , c o e f f 3 )
r a d i u s 4 = f u n c t i o n s . g e t R a d i u s ( c o r r 4 , c o e f f 4 )
r a d i u s 5 = f u n c t i o n s . g e t R a d i u s ( c o r r 5 , c o e f f 5 )
# f i n d r a d i u s e s from each of t h e 5 LEDs s t a r t i n g from t h e c o r r e l a t i o n
# v a l u e and t h e c o e f f i c i e n t s o f t h e 5 t h o r d e r polynom
r a d i u s = [ r a d i u s 1 ] + [ r a d i u s 2 ] + [ r a d i u s 3 ] + [ r a d i u s 4 ] + [ r a d i u s 5 ]
# p u t t h e 5 r a d i u s e s i n a l i s t
l e d = np . a r r a y ( [ [ 2 , 2 . 4 ] , [ 2 , 4 . 4 ] , [ 3 . 5 , 3 . 4 ] , [ 5 , 4 . 4 ] , [ 5 , 2 . 4 ] ] )
# g i v e s t h e p o s i t i o n o f t h e 5 LEDs i n x−y c o o r d i n a t e s ( i n m e t e r s )
f u n c t i o n s . d i s p l e d ( led , r a d i u s )
# shows t h e p o s i t i o n o f t h e 5 LEDs and shows c i r c l e s a round t h e LEDs
# wi th t h e c a l c u l a t e d r a d i u s e s
p o s i t i o n = f u n c t i o n s . m i d d l e P o i n t ( r a d i u s , l e d )
# c a l c u l a t e s t h e p o s i t i o n o f t h e r e c e i v e r s t a r t i n g from t h e
# i n t e r s e c t i o n s o f t h e d i f f e r e n t c i r c l e s
p l t . show ( )
# show a l l t h e p l o t s
p r i n t ” done ”
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I.2.3 Functions
# In t h i s f i l e we d e f i n e a l l t h e f u n c t i o n s we use i n t h e main s c r i p t t o
# make our code more r e a d a b l e .
i m p o r t m a t p l o t l i b . p y p l o t a s p l t
i m p o r t m a t p l o t l i b . p a t c h e s a s p a t c h
i m p o r t numpy as np
i m p o r t s o c k e t
i m p o r t math
d e f sendUdp ( I P a d d r e s s , UDPport ) :
UDP IP = I P a d d r e s s # IP a d d r e s s FPGA
UDP PORT = UDPport # d e s t i n a t i o n UDP p o r t
HOST = s o c k e t . ge thos tbyname ( s o c k e t . g e t h o s t n a m e ( ) ) # g e t h o s t
sock = s o c k e t . s o c k e t ( s o c k e t . AF INET , s o c k e t .SOCK DGRAM)
sock . b ind ( ( HOST, 0 ) ) # b ind s o c k e t t o hos t , choose s o u r c e UDP p o r t ( 0 )
p r i n t ”HOST: ” , HOST
d a t a = ” H e l l o wor ld VLC Communicat ion C o r r e l a t i o n f i l t e r Python \
E t h e r n e t , t e s t message t o send t o FPGA”
# d a t a t o send
sock . s e n d t o ( da t a , ( UDP IP , UDP PORT) ) # send t o d e s t i n a t i o n
p r i n t ” send done ”
sock . c l o s e ( ) # c l o s e s o c k e t
d e f r e c e i v e U d p ( p a c k e t s , UDP IP , UDP PORT) :
sock = s o c k e t . s o c k e t ( s o c k e t . AF INET , # I n t e r n e t
s o c k e t .SOCK DGRAM) # UDP ( da tag ram )
sock . b ind ( ( UDP IP , UDP PORT) ) # b ind s o c k e t t o r i g h t i n t e r f a c e
a r r a y = b y t e a r r a y ( 1 0 2 4 ) # b y t e a r r a y t o s t o r e t h e samples
a r r a y p a c k e t s = [ 0 ] ∗ p a c k e t s ∗ 1024
# l i s t where we p u t a l l t h e d a t a
# r e c e i v e p a c k e t s and s t o r e d a t a i n a l i s t
f o r x i n r a n g e ( 0 , p a c k e t s ) :
p r i n t ” w a i t message ”
da t a , add r = sock . r e c v f r o m i n t o ( a r r a y , 1 0 2 4 ) # b u f f e r s i z e i s
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# 1024 b y t e s
p r i n t ” s e n d e r : ” , add r # p r i n t s o u r c e IP a d d r e s s and s o u r c e
# UDP p o r t
a r r a y p a c k e t s [ x ∗1024 : 1024∗ ( x +1) ] = a r r a y
sock . c l o s e ( ) # c l o s e s o c k e t
r e t u r n a r r a y p a c k e t s
d e f g r a f o s c ( x , y ) :
x = x [ 0 : l e n ( y ) ]
p l t . f i g u r e ( 1 , f i g s i z e = ( 2 0 , 1 0 ) )
p l t . p l o t ( x , y )
p l t . t i t l e ( ’ S i g n a l r e c e i v e r ’ )
p l t . x l a b e l ( ’ t ime ( s ) ’ )
p l t . y l a b e l ( ’ s i g n a l (V) ’ )
p l t . g r i d ( )
# p l t . s a v e f i g ( ’ 7 b i t 1 1 l e d . png ’ )
d e f g r a f c o r r ( x , y , n r ) :
x = x [ 0 : l e n ( y ) ]
p l t . f i g u r e ( f i g s i z e = ( 2 0 , 1 0 ) )
p l t . p l o t ( x , y )
p l t . t i t l e ( ’ S i g n a l a f t e r c o r r e l a t i o n f i l t e r ’ + s t r ( n r ) )
p l t . x l a b e l ( ’ t ime ( s ) ’ )
p l t . y l a b e l ( ’ s i g n a l (V) ’ )
p l t . g r i d ( )
# p l t . s a v e f i g ( ’ 7 b i t 1 1 l e d c o r r . png ’ )
d e f t imegen ( l e n g t h , s a m p l e f r e q ) :
t ime = map ( f l o a t , [ 0 ] ∗ l e n g t h )
t ime [ 0 ] = 0 . 0
# t ime between samples : 1 / s a m p l e f r e q
f o r x i n r a n g e ( 0 , ( l e n g t h −1) ) :
t ime [ x +1] = t ime [ x ] + ( 1 / s a m p l e f r e q )
r e t u r n t ime
d e f b i t t o r e a l a n d o s c v a l ( b i t a r r a y ) :
a r r a y 2 = [ 0 ] ∗ l e n ( b i t a r r a y )
f o r x i n r a n g e ( 0 , l e n ( b i t a r r a y ) ) :
a r r a y 2 [ x ] = b i t a r r a y [ x ] # c o n v e r t b y t e a r r a y t o l i s t o f i n t e g e r s
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a r r a y s a m p l e s = [ 0 ] ∗ ( l e n ( b i t a r r a y ) / 2 )
f o r x i n r a n g e ( 0 , ( l e n ( b i t a r r a y ) / 2 ) ) :
a r r a y s a m p l e s [ x ] = a r r a y 2 [2∗ x ]∗pow ( 1 6 , 2 ) + b i t a r r a y [2∗ x +1]
# c a l c u l a t e t h e samples (2 b y t e s ) and s t o r e them i n a n o t h e r l i s t
a r r a y r e a l = map ( f l o a t , a r r a y s a m p l e s ) # make r e a l
a r r a y a n a l o g = a r r a y r e a l
f o r x i n r a n g e ( 0 , l e n ( b i t a r r a y ) / 2 ) :
a r r a y a n a l o g [ x ] = ( a r r a y r e a l [ x ] / 4 0 9 5 ) ∗3 . 3
# c a l c u l a t e t h e c o r r e s p o n d i n g a n a l o g v a l u e s as seen on t h e
# o s c i l l o s c o p e
r e t u r n a r r a y a n a l o g , a r r a y r e a l
d e f s e q u e n c e g e n ( sequence , s a m p l e s P e r B i t ) :
c o u n t e r = 0
c o u n t e r 2 = 0
# 5 samples p e r b i t
s e q u e n c e 1 s a m p l e s = [ 0 ] ∗ s a m p l e s P e r B i t ∗ l e n ( s e q u e n c e )
f o r x i n r a n g e ( 0 , s a m p l e s P e r B i t ∗ l e n ( s e q u e n c e ) ) :
s e q u e n c e 1 s a m p l e s [ x ] = s e q u e n c e [ c o u n t e r 2 ]
c o u n t e r = c o u n t e r + 1
i f c o u n t e r == s a m p l e s P e r B i t :
c o u n t e r 2 = c o u n t e r 2 + 1
c o u n t e r = 0
r e t u r n s e q u e n c e 1 s a m p l e s
d e f g e t p e a k s o u t ( p e a k a r r a y , d i f f v a l ) :
f o r x i n r a n g e ( 1 , l e n ( p e a k a r r a y )−1) :
d i f f 1 = p e a k a r r a y [ x ] − p e a k a r r a y [ x−1]
d i f f 2 = p e a k a r r a y [ x ] − p e a k a r r a y [ x +1]
i f ( abs ( d i f f 1 ) > d i f f v a l ) and ( abs ( d i f f 2 ) > d i f f v a l ) and \
abs ( d i f f 2 + d i f f 1 ) > (2∗ d i f f v a l ) :
i f abs ( p e a k a r r a y [ x ] − p e a k a r r a y [ x−1]) > \
abs ( p e a k a r r a y [ x ] − p e a k a r r a y [ x + 1 ] ) :
p e a k a r r a y [ x ] = p e a k a r r a y [ x +1]
e l s e :
p e a k a r r a y [ x ] = p e a k a r r a y [ x−1]
m e a n a r r a y = np . mean ( p e a k a r r a y )
# c a l c u l a t e mean of samples
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f o r x i n r a n g e ( 0 , l e n ( p e a k a r r a y ) ) :
p e a k a r r a y [ x ] = p e a k a r r a y [ x ] − m e a n a r r a y
# s u b t r a c t mean from each sample , so we have a s i g n a l a round 0 v o l t .
r e t u r n p e a k a r r a y
d e f g e n e r a t e s e q 1 ( s e q u e n c e ) :
l e n g t h = l e n ( s e q u e n c e )
r a n g e l f s r = ( pow ( 2 , l e n ( s e q u e n c e ) )−1)
s e q u e n c e n b i t = [ 0 ] ∗ r a n g e l f s r
# wi th an 8 b i t LFSR , we can have maximum a s e q u e n c e o f 255 b i t s
b e g i n s e q = s e q u e n c e
# s t o r e s t a r t s e q u e n c e
f o r x i n r a n g e ( 0 , r a n g e l f s r ) :
s e q u e n c e n b i t [ x ] = s e q u e n c e [ 0 ] # f i r s t b i t o f LFSR i s used t o
# d r i v e t h e LED
i f l e n g t h == 4 : # s e q u e n c e s f o r 4− b i t t o 15− b i t LFSR
s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 0 ] ˆ s e q u e n c e [ 1 ] ) ]
e l i f l e n g t h == 5 :
s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 0 ] ˆ s e q u e n c e [ 2 ] ) ]
e l i f l e n g t h == 6 :
s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 0 ] ˆ s e q u e n c e [ 1 ] ) ]
e l i f l e n g t h == 7 :
s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 0 ] ˆ s e q u e n c e [ 1 ] \
ˆ s e q u e n c e [ 2 ] ˆ s e q u e n c e [ 3 ] ) ]
e l i f l e n g t h == 8 :
s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 0 ] ˆ s e q u e n c e [ 1 ] \
ˆ s e q u e n c e [ 2 ] ˆ s e q u e n c e [ 7 ] ) ]
e l i f l e n g t h == 9 :
s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 0 ] ˆ s e q u e n c e [ 4 ] ) ]
e l i f l e n g t h == 1 0 :
s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 0 ] ˆ s e q u e n c e [ 3 ] ) ]
e l i f l e n g t h == 1 1 :
s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 0 ] ˆ s e q u e n c e [ 2 ] ) ]
e l i f l e n g t h == 1 2 :
s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 0 ] ˆ s e q u e n c e [ 1 ] \
ˆ s e q u e n c e [ 2 ] ˆ s e q u e n c e [ 8 ] ) ]
e l i f l e n g t h == 1 3 :
s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 0 ] ˆ s e q u e n c e [ 1 ] \
ˆ s e q u e n c e [ 2 ] ˆ s e q u e n c e [ 5 ] ) ]
e l i f l e n g t h == 1 4 :
s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 0 ] ˆ s e q u e n c e [ 1 ] \
ˆ s e q u e n c e [ 2 ] ˆ s e q u e n c e [ 1 2 ] ) ]
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e l i f l e n g t h == 1 5 :
s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 0 ] ˆ s e q u e n c e [ 1 ] \
ˆ s e q u e n c e [ 2 ] ˆ s e q u e n c e [ 4 ] ) ]
# c a l c u l a t e n e x t v a l u e o f t h e LFSR ( ’ ˆ ’ r e p r e s e n t s an xor f u n c t i o n )
# f o r an n b i t LFSR
i f s e q u e n c e == b e g i n s e q :
b r e a k # i f we a r e back a t t h e b e g i n sequence , we jump o u t
# t h e loop
s e q u e n c e = s e q u e n c e n b i t [ 0 : x +1]
s e q u e n c e . r e v e r s e ( ) # f l i p s t h e b i t s e q u e n c e f o r t h e c o r r e l a t i o n f i l t e r
r e t u r n s e q u e n c e # r e t u r n b i t s e q u e n c e
d e f g e n e r a t e s e q 2 ( s e q u e n c e ) :
l e n g t h = l e n ( s e q u e n c e )
r a n g e l f s r = ( pow ( 2 , l e n ( s e q u e n c e ) )−1)
s e q u e n c e n b i t = [ 0 ] ∗ r a n g e l f s r
b e g i n s e q = s e q u e n c e
f o r x i n r a n g e ( 0 , r a n g e l f s r ) :
s e q u e n c e n b i t [ x ] = s e q u e n c e [ 0 ]
i f l e n g t h == 4 :
s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 0 ] ˆ s e q u e n c e [ 2 ] ) ]
e l i f l e n g t h == 5 :
s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 0 ] ˆ s e q u e n c e [ 1 ] \
ˆ s e q u e n c e [ 2 ] ˆ s e q u e n c e [ 3 ] ) ]
e l i f l e n g t h == 6 :
s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 0 ] ˆ s e q u e n c e [ 1 ] \
ˆ s e q u e n c e [ 2 ] ˆ s e q u e n c e [ 5 ] ) ]
e l i f l e n g t h == 7 :
s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 0 ] ˆ s e q u e n c e [ 1 ] \
ˆ s e q u e n c e [ 2 ] ˆ s e q u e n c e [ 5 ] ) ]
e l i f l e n g t h == 8 :
s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 0 ] ˆ s e q u e n c e [ 1 ] \
ˆ s e q u e n c e [ 3 ] ˆ s e q u e n c e [ 5 ] ) ]
e l i f l e n g t h == 9 :
s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 0 ] ˆ s e q u e n c e [ 1 ] \
ˆ s e q u e n c e [ 2 ] ˆ s e q u e n c e [ 7 ] ) ]
e l i f l e n g t h == 1 0 :
s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 0 ] ˆ s e q u e n c e [ 1 ] \
ˆ s e q u e n c e [ 2 ] ˆ s e q u e n c e [ 5 ] ) ]
e l i f l e n g t h == 1 1 :
s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 0 ] ˆ s e q u e n c e [ 1 ] \
ˆ s e q u e n c e [ 2 ] ˆ s e q u e n c e [ 4 ] ) ]
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e l i f l e n g t h == 1 2 :
s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 0 ] ˆ s e q u e n c e [ 1 ] \
ˆ s e q u e n c e [ 2 ] ˆ s e q u e n c e [ 1 0 ] ) ]
e l i f l e n g t h == 1 3 :
s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 0 ] ˆ s e q u e n c e [ 1 ] \
ˆ s e q u e n c e [ 2 ] ˆ s e q u e n c e [ 5 ] ) ]
e l i f l e n g t h == 1 4 :
s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 0 ] ˆ s e q u e n c e [ 1 ] \
ˆ s e q u e n c e [ 2 ] ˆ s e q u e n c e [ 1 2 ] ) ]
e l i f l e n g t h == 1 5 :
s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 0 ] ˆ s e q u e n c e [ 1 ] \
ˆ s e q u e n c e [ 2 ] ˆ s e q u e n c e [ 4 ] ) ]
i f s e q u e n c e == b e g i n s e q :
b r e a k
s e q u e n c e = s e q u e n c e n b i t [ 0 : x +1]
s e q u e n c e . r e v e r s e ( )
r e t u r n s e q u e n c e
d e f g e n e r a t e s e q 3 ( s e q u e n c e ) :
l e n g t h = l e n ( s e q u e n c e )
r a n g e l f s r = ( pow ( 2 , l e n ( s e q u e n c e ) )−1)
s e q u e n c e n b i t = [ 0 ] ∗ r a n g e l f s r
b e g i n s e q = s e q u e n c e
f o r x i n r a n g e ( 0 , r a n g e l f s r ) :
s e q u e n c e n b i t [ x ] = s e q u e n c e [ 0 ]
i f l e n g t h == 4 :
s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 1 ] ˆ s e q u e n c e [ 3 ] ) ]
e l i f l e n g t h == 5 :
s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 0 ] ˆ s e q u e n c e [ 1 ] \
ˆ s e q u e n c e [ 2 ] ˆ s e q u e n c e [ 4 ] ) ]
e l i f l e n g t h == 6 :
s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 0 ] ˆ s e q u e n c e [ 1 ] \
ˆ s e q u e n c e [ 3 ] ˆ s e q u e n c e [ 4 ] ) ]
e l i f l e n g t h == 7 :
s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 0 ] ˆ s e q u e n c e [ 1 ] \
ˆ s e q u e n c e [ 3 ] ˆ s e q u e n c e [ 5 ] ) ]
e l i f l e n g t h == 8 :
s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 0 ] ˆ s e q u e n c e [ 1 ] \
ˆ s e q u e n c e [ 5 ] ˆ s e q u e n c e [ 6 ] ) ]
e l i f l e n g t h == 9 :
s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 0 ] ˆ s e q u e n c e [ 1 ] \
ˆ s e q u e n c e [ 3 ] ˆ s e q u e n c e [ 4 ] ) ]
e l i f l e n g t h == 1 0 :
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s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 0 ] ˆ s e q u e n c e [ 1 ] \
ˆ s e q u e n c e [ 3 ] ˆ s e q u e n c e [ 4 ] ) ]
e l i f l e n g t h == 1 1 :
s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 0 ] ˆ s e q u e n c e [ 1 ] \
ˆ s e q u e n c e [ 2 ] ˆ s e q u e n c e [ 6 ] ) ]
e l i f l e n g t h == 1 2 :
s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 0 ] ˆ s e q u e n c e [ 1 ] \
ˆ s e q u e n c e [ 4 ] ˆ s e q u e n c e [ 6 ] ) ]
e l i f l e n g t h == 1 3 :
s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 0 ] ˆ s e q u e n c e [ 1 ] \
ˆ s e q u e n c e [ 2 ] ˆ s e q u e n c e [ 5 ] ) ]
e l i f l e n g t h == 1 4 :
s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 0 ] ˆ s e q u e n c e [ 1 ] \
ˆ s e q u e n c e [ 2 ] ˆ s e q u e n c e [ 1 2 ] ) ]
e l i f l e n g t h == 1 5 :
s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 0 ] ˆ s e q u e n c e [ 1 ] \
ˆ s e q u e n c e [ 2 ] ˆ s e q u e n c e [ 4 ] ) ]
i f s e q u e n c e == b e g i n s e q :
b r e a k
s e q u e n c e = s e q u e n c e n b i t [ 0 : x +1]
s e q u e n c e . r e v e r s e ( )
r e t u r n s e q u e n c e
d e f g e n e r a t e s e q 4 ( s e q u e n c e ) :
l e n g t h = l e n ( s e q u e n c e )
r a n g e l f s r = ( pow ( 2 , l e n ( s e q u e n c e ) )−1)
s e q u e n c e n b i t = [ 0 ] ∗ r a n g e l f s r
b e g i n s e q = s e q u e n c e
f o r x i n r a n g e ( 0 , r a n g e l f s r ) :
s e q u e n c e n b i t [ x ] = s e q u e n c e [ 0 ]
i f l e n g t h == 4 :
s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 1 ] ˆ s e q u e n c e [ 2 ] ) ]
e l i f l e n g t h == 5 :
s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 1 ] ˆ s e q u e n c e [ 2 ] \
ˆ s e q u e n c e [ 3 ] ˆ s e q u e n c e [ 4 ] ) ]
e l i f l e n g t h == 6 :
s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 1 ] ˆ s e q u e n c e [ 2 ] \
ˆ s e q u e n c e [ 3 ] ˆ s e q u e n c e [ 4 ] ) ]
e l i f l e n g t h == 7 :
s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 0 ] ˆ s e q u e n c e [ 1 ] \
ˆ s e q u e n c e [ 3 ] ˆ s e q u e n c e [ 6 ] ) ]
e l i f l e n g t h == 8 :
s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 0 ] ˆ s e q u e n c e [ 2 ] \
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ˆ s e q u e n c e [ 3 ] ˆ s e q u e n c e [ 4 ] ) ]
e l i f l e n g t h == 9 :
s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 0 ] ˆ s e q u e n c e [ 1 ] \
ˆ s e q u e n c e [ 4 ] ˆ s e q u e n c e [ 5 ] ) ]
e l i f l e n g t h == 1 0 :
s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 0 ] ˆ s e q u e n c e [ 1 ] \
ˆ s e q u e n c e [ 3 ] ˆ s e q u e n c e [ 7 ] ) ]
e l i f l e n g t h == 1 1 :
s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 0 ] ˆ s e q u e n c e [ 1 ] \
ˆ s e q u e n c e [ 2 ] ˆ s e q u e n c e [ 9 ] ) ]
e l i f l e n g t h == 1 2 :
s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 0 ] ˆ s e q u e n c e [ 1 ] \
ˆ s e q u e n c e [ 5 ] ˆ s e q u e n c e [ 8 ] ) ]
e l i f l e n g t h == 1 3 :
s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 0 ] ˆ s e q u e n c e [ 1 ] \
ˆ s e q u e n c e [ 2 ] ˆ s e q u e n c e [ 5 ] ) ]
e l i f l e n g t h == 1 4 :
s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 0 ] ˆ s e q u e n c e [ 1 ] \
ˆ s e q u e n c e [ 2 ] ˆ s e q u e n c e [ 1 2 ] ) ]
e l i f l e n g t h == 1 5 :
s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 0 ] ˆ s e q u e n c e [ 1 ] \
ˆ s e q u e n c e [ 2 ] ˆ s e q u e n c e [ 4 ] ) ]
i f s e q u e n c e == b e g i n s e q :
b r e a k
s e q u e n c e = s e q u e n c e n b i t [ 0 : x +1]
s e q u e n c e . r e v e r s e ( )
r e t u r n s e q u e n c e
d e f g e n e r a t e s e q 5 ( s e q u e n c e ) :
l e n g t h = l e n ( s e q u e n c e )
r a n g e l f s r = ( pow ( 2 , l e n ( s e q u e n c e ) )−1)
s e q u e n c e n b i t = [ 0 ] ∗ r a n g e l f s r
b e g i n s e q = s e q u e n c e
f o r x i n r a n g e ( 0 , r a n g e l f s r ) :
s e q u e n c e n b i t [ x ] = s e q u e n c e [ 0 ]
i f l e n g t h == 4 :
s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 0 ] ˆ s e q u e n c e [ 3 ] ) ]
e l i f l e n g t h == 5 :
s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 1 ] ˆ s e q u e n c e [ 2 ] ) ]
e l i f l e n g t h == 6 :
s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 1 ] ˆ s e q u e n c e [ 2 ] ) ]
e l i f l e n g t h == 7 :
s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 0 ] ˆ s e q u e n c e [ 2 ] \
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ˆ s e q u e n c e [ 3 ] ˆ s e q u e n c e [ 4 ] ) ]
e l i f l e n g t h == 8 :
s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 0 ] ˆ s e q u e n c e [ 2 ] \
ˆ s e q u e n c e [ 3 ] ˆ s e q u e n c e [ 5 ] ) ]
e l i f l e n g t h == 9 :
s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 0 ] ˆ s e q u e n c e [ 1 ] \
ˆ s e q u e n c e [ 4 ] ˆ s e q u e n c e [ 8 ] ) ]
e l i f l e n g t h == 1 0 :
s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 0 ] ˆ s e q u e n c e [ 1 ] \
ˆ s e q u e n c e [ 4 ] ˆ s e q u e n c e [ 9 ] ) ]
e l i f l e n g t h == 1 1 :
s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 0 ] ˆ s e q u e n c e [ 1 ] \
ˆ s e q u e n c e [ 3 ] ˆ s e q u e n c e [ 5 ] ) ]
e l i f l e n g t h == 1 2 :
s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 0 ] ˆ s e q u e n c e [ 2 ] \
ˆ s e q u e n c e [ 3 ] ˆ s e q u e n c e [ 9 ] ) ]
e l i f l e n g t h == 1 3 :
s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 0 ] ˆ s e q u e n c e [ 1 ] \
ˆ s e q u e n c e [ 2 ] ˆ s e q u e n c e [ 5 ] ) ]
e l i f l e n g t h == 1 4 :
s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 0 ] ˆ s e q u e n c e [ 1 ] \
ˆ s e q u e n c e [ 2 ] ˆ s e q u e n c e [ 1 2 ] ) ]
e l i f l e n g t h == 1 5 :
s e q u e n c e = s e q u e n c e [ 1 : l e n ( s e q u e n c e ) ] + [ ( s e q u e n c e [ 0 ] ˆ s e q u e n c e [ 1 ] \
ˆ s e q u e n c e [ 2 ] ˆ s e q u e n c e [ 4 ] ) ]
i f s e q u e n c e == b e g i n s e q :
b r e a k
s e q u e n c e = s e q u e n c e n b i t [ 0 : x +1]
s e q u e n c e . r e v e r s e ( )
r e t u r n s e q u e n c e
d e f m e a n p e a k s a f t e r c o r r e l a t i o n ( f i l t e r e d , s a m p l e s P e r B i t , l e n g t h S e q u e n c e ) :
c o u n t s a m p l e s = l e n ( f i l t e r e d ) # number o f samples
c o u n t p e a k s = c o u n t s a m p l e s / s a m p l e s P e r B i t / l e n g t h S e q u e n c e
# c a l c u l a t e number o f peaks i n f i l t e r e d s i g n a l
peaks = [ 0 ] ∗ c o u n t p e a k s
# l i s t where we can p u t t h e v a l u e o f t h e peaks
s t e p = c o u n t s a m p l e s / c o u n t p e a k s # d e c i d e t h e l e n g t h o f t h e i n t e r v a l s
f o r x i n r a n g e ( 0 , c o u n t p e a k s ) :
peaks [ x ] = max ( f i l t e r e d [ x∗ s t e p : ( x +1) ∗ s t e p ] )
# i n each i n t e r v a l , we look f o r t h e maximum v a l u e and s t o r e i t i n
# a l i s t
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r e t u r n np . mean ( peaks [ 1 : l e n ( peaks ) ] )
# c a l c u l a t e mean of a l l t h e peaks
# r a d i u s i s a l i s t o f t h e d i f f e r e n t found r a d i u s e s from t h e LEDs
# l e d i s a n∗2 m a t r i x wi th t h e p o s i t i o n s o f t h e LEDs
d e f m i d d l e P o i n t ( r a d i u s , l e d ) :
r angeLeds = 2 . 5
c o u n t e r L e d s = 0
# we on ly do t h e c a l c u l a t i o n s wi th t h e LEDs c l o s e r t h a n 2 . 5m ( most
# a c c u r a t e ) . I f we don ’ t have 3 l e d s t o do t h e c a l c u l a t i o n s wi th t h e
# l i m i t goes up wi th s t e p s o f 0 . 1m u n t i l we have 3 LEDs t o do t h e
# c a l c u l a t i o n s wi th
f o r x i n r a n g e ( 0 , l e n ( r a d i u s ) ) :
i f r a d i u s [ x ] < r angeLeds :
c o u n t e r L e d s = c o u n t e r L e d s + 1
w h i l e c o u n t e r L e d s < 3 :
r angeLeds = rangeLeds + 0 . 1
c o u n t e r L e d s = 0
f o r x i n r a n g e ( 0 , l e n ( r a d i u s ) ) :
i f r a d i u s [ x ] < r angeLeds :
c o u n t e r L e d s = c o u n t e r L e d s + 1
coordX =0
coordY =0
P o i n t = [ coordX , coordY ]
c o u n t e r =0
N = [ 0 ] ∗ i n t ( math . pow ( l e n ( r a d i u s ) , 2 ) )
A = [ 0 ] ∗ i n t ( math . pow ( l e n ( r a d i u s ) , 2 ) )
B = [ 0 ] ∗ i n t ( math . pow ( l e n ( r a d i u s ) , 2 ) )
C = [ 0 ] ∗ i n t ( math . pow ( l e n ( r a d i u s ) , 2 ) )
d e l t a = [ 0 ] ∗ i n t ( math . pow ( l e n ( r a d i u s ) , 2 ) )
p o i n t = np . z e r o s ( ( i n t ( math . pow ( l e n ( r a d i u s ) , 2 ) ) , 2 ) )
# c a l c u l a t i o n o f t h e c o e f f i c e n t s f o r t h e c a l c u l a t i o n
# of t h e i n t e r s e c t i o n p o i n t s and c a l c u l a t i o n o f t h o s e p o i n t s
f o r k i n r a n g e ( 0 , l e n ( r a d i u s ) ) :
f o r j i n r a n g e ( 0 , l e n ( r a d i u s ) ) :
i f j > k :
x0 = l e d [ k , 0 ]
x1 = l e d [ j , 0 ]
y0 = l e d [ k , 1 ]
y1 = l e d [ j , 1 ]
r0 = r a d i u s [ k ]
r1 = r a d i u s [ j ]
i f r0 < r angeLeds and r1 < r angeLeds :
I Code 147
i f n o t ( ( ( x0−x1 ) == 0) and ( ( y0−y1 ) == 0) ) :
i f ( y0−y1 ) == 0 :
x =( math . pow ( r1 , 2 )−math . pow ( r0 , 2 )−math . pow ( x1 , 2 ) + \
math . pow ( x0 , 2 ) ) / ( 2 ∗ ( x0−x1 ) )
N[ c o u n t e r ] = 0
A[ c o u n t e r ] = 1
B[ c o u n t e r ] = −2∗y1
C[ c o u n t e r ] = math . pow ( x1 , 2 ) +math . pow ( x , 2 )−2∗x1∗x+ \
math . pow ( y1 , 2 )−math . pow ( r1 , 2 )
d e l t a [ c o u n t e r ]= math . s q r t ( abs ( math . pow (B[ c o u n t e r ] , 2 ) \
−4∗A[ c o u n t e r ]∗C[ c o u n t e r ] ) )
p o i n t [ c o u n t e r , 0 ] = x
p o i n t [ c o u n t e r , 1 ] = (−B[ c o u n t e r ]+ d e l t a [ c o u n t e r ] ) \
/ ( 2 ∗A[ c o u n t e r ] )
c o u n t e r = c o u n t e r +1
N[ c o u n t e r ] = 0
A[ c o u n t e r ] = A[ c o u n t e r −1]
B[ c o u n t e r ] = B[ c o u n t e r −1]
C[ c o u n t e r ] = C[ c o u n t e r −1]
d e l t a [ c o u n t e r ] = d e l t a [ c o u n t e r −1]
p o i n t [ c o u n t e r , 0 ] = x
p o i n t [ c o u n t e r , 1 ] = (−B[ c o u n t e r ]− d e l t a [ c o u n t e r ] ) \
/ ( 2 ∗A[ c o u n t e r ] )
e l s e :
N[ c o u n t e r ] = ( math . pow ( r1 , 2 )−math . pow ( r0 , 2 )− \
math . pow ( x1 , 2 ) +math . pow ( x0 , 2 )−math . pow ( y1 , 2 ) + \
math . pow ( y0 , 2 ) ) / ( 2 ∗ ( y0−y1 ) )
A[ c o u n t e r ] = math . pow ( ( ( x0−x1 ) / ( y0−y1 ) ) , 2 ) +1
B[ c o u n t e r ]=2∗ y0 ∗ ( x0−x1 ) / ( y0−y1 )−2∗N[ c o u n t e r ] ∗ ( x0−x1 ) \
/ ( y0−y1 )−2∗x0
C[ c o u n t e r ] = math . pow ( x0 , 2 ) +math . pow ( y0 , 2 ) + \
math . pow (N[ c o u n t e r ] , 2 )−math . pow ( r0 , 2 )−2∗y0∗N[ c o u n t e r ]
d e l t a [ c o u n t e r ]= math . s q r t ( abs ( math . pow (B[ c o u n t e r ] , 2 ) \
−4∗A[ c o u n t e r ]∗C[ c o u n t e r ] ) )
p o i n t [ c o u n t e r , 0 ] = (−B[ c o u n t e r ]+ d e l t a [ c o u n t e r ] ) \
/ ( 2 ∗A[ c o u n t e r ] )
p o i n t [ c o u n t e r , 1 ] = N[ c o u n t e r ]− p o i n t [ c o u n t e r , 0 ] \
∗ ( x0−x1 ) / ( y0−y1 )
c o u n t e r = c o u n t e r +1
N[ c o u n t e r ] = N[ c o u n t e r −1]
A[ c o u n t e r ] = A[ c o u n t e r −1]
B[ c o u n t e r ] = B[ c o u n t e r −1]
C[ c o u n t e r ] = C[ c o u n t e r −1]
d e l t a [ c o u n t e r ] = d e l t a [ c o u n t e r −1]
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p o i n t [ c o u n t e r , 0 ] = (−B[ c o u n t e r ]− d e l t a [ c o u n t e r ] ) \
/ ( 2 ∗A[ c o u n t e r ] )
p o i n t [ c o u n t e r , 1 ] = N[ c o u n t e r ]− p o i n t [ c o u n t e r , 0 ] \
∗ ( x0−x1 ) / ( y0−y1 )
c o u n t e r = c o u n t e r + 1
# g e t r i d o f t h e z e r o s i n t h e a r r a y p o i n t
p o i n t = np . a r r a y ( p o i n t ) [ 0 : c o u n t e r ]
# s t a r t c a l c u l t a t i o n o f m i d d l e p o i n t from t h e c a l c u l a t e d p o i n t s
# p l t . p l o t ( p o i n t [ : , 0 ] , p o i n t [ : , 1 ] , ’ v ’ , c o l o r = ’ g r e e n ’ )
d e l t a P o i n t = [ 0 ] ∗ c o u n t e r
m i d d l e P o i n t s = np . z e r o s ( ( i n t ( c o u n t e r / 2 ) , 2 ) )
# a c c u m u l a t i o n o f t h e d i s t a n c e s from 1 p o i n t t o t h e o t h e r s
f o r k i n r a n g e ( 0 , c o u n t e r ) :
d e l t a P o i n t [ k ] = 0
f o r j i n r a n g e ( 0 , c o u n t e r ) :
d e l t a P o i n t [ k ] = d e l t a P o i n t [ k ]+ math . s q r t ( math . pow ( ( p o i n t [ k , 0 ] \
−p o i n t [ j , 0 ] ) , 2 ) +math . pow ( ( p o i n t [ k ,1]− p o i n t [ j , 1 ] ) , 2 ) )
# we on ly need t h e p o i n t s w i th t h e s m a l l e s t d i s t a n c e s t o be used f o r
# t h e c a l c u l a t i o n s so we s o r t them and look wi th what p o i n t s t h e a r e
# r e l a t e d
d e l t a P o i n t S o r t = s o r t e d ( d e l t a P o i n t )
f o r k i n r a n g e ( 0 , c o u n t e r / 2 ) :
f o r j i n r a n g e ( 0 , c o u n t e r ) :
i f d e l t a P o i n t S o r t [ k ] == d e l t a P o i n t [ j ] :
m i d d l e P o i n t s [ k , 0 ] = p o i n t [ j , 0 ]
m i d d l e P o i n t s [ k , 1 ] = p o i n t [ j , 1 ]
# p l t . p l o t ( m i d d l e P o i n t s [ : , 0 ] , m i d d l e P o i n t s [ : , 1 ] , ’ v ’ , c o l o r = ’ o r a ng e ’ )
# c a l c u l a t i o n o f t h e g e o m e t r i c a v e r a g e
numberMPoint =0
f o r k i n r a n g e ( 0 , c o u n t e r / 2 ) :
i f n o t ( ( m i d d l e P o i n t s [ k , 0 ] + m i d d l e P o i n t s [ k , 1 ] ) == 0 ) :
numberMPoint = numberMPoint + 1
coordX = coordX+ m i d d l e P o i n t s [ k , 0 ]
coordY = coordY+ m i d d l e P o i n t s [ k , 1 ]
P o i n t = np . a r r a y ( [ coordX , coordY ] ) / numberMPoint
p l t . p l o t ( P o i n t [ 0 ] , P o i n t [ 1 ] , ” ro ” , ms=10 , mfc=” r ” ,mew=2 , mec =” r ” )
t e x t = ” P o s i t i o n : ( ” + s t r ( round ( P o i n t [ 0 ] , 2 ) ) + ” , ” + s t r ( round ( \
P o i n t [ 1 ] , 2 ) ) + ” ) ”
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p l t . t e x t ( 7 . 5 , 1 , t e x t , f o n t s i z e =18) # p l o t c o o r d i n a t e s o f t h e p o s i t i o n
# on t h e graph
p l t . t e x t ( 7 , 4 , ” windows ” , r o t a t i o n =−90, f o n t s i z e =16)
# i n d i c a t e s where t h e windows a r e i n t h e room
p l t . ho ld ( F a l s e )
r e t u r n P o i n t
d e f g e t R a d i u s ( c o r r , c o e f f ) :
# c a l c u l a t e s r a d i u s from a c e r t a i n LED s t a r t i n g from t h e f i f t h o r d e r
# polynom
r a d i u s = c o e f f [ 0 ] + c o e f f [ 1 ] ∗ c o r r + c o e f f [ 2 ] ∗ \
math . pow ( c o r r , 2 ) + c o e f f [ 3 ] ∗ math . pow ( c o r r , 3 ) \
+ c o e f f [ 4 ] ∗ math . pow ( c o r r , 4 ) + c o e f f [ 5 ] ∗ math . pow ( c o r r , 5 )
r e t u r n r a d i u s
d e f d i s p l e d ( led , r a d i u s ) :
ledX = l e d [ : , 0 ]
ledY = l e d [ : , 1 ]
numberpo in t = 300 ;
coordX = [ 0 ] ∗ numberpo in t ∗ 5
coordY = [ 0 ] ∗ numberpo in t ∗ 5
# compute c i r c l e a round each l e d
pos = 0 ;
f o r k i n r a n g e ( 0 , 5 ) :
r = r a d i u s [ k ]
i n c = 2∗math . p i / numberpo in t
f o r j i n r a n g e ( 1 , numberpo in t ) :
pos=pos +1
a l p h a = j ∗ i n c
coordY [ pos ] = ledY [ k ]+ math . s i n ( a l p h a ) ∗ r
coordX [ pos ] = ledX [ k ]+ math . cos ( a l p h a ) ∗ r
f i g = p l t . f i g u r e ( f i g s i z e = ( 2 0 , 1 0 ) )
ax= f i g . a d d s u b p l o t ( 1 1 1 )
p l t . p l o t ( ledX , ledY , ’ o ’ )
# p l o t p o s i t i o n o f LEDs
p l t . ho ld ( True )
# p l t . p l o t ( coordX , coordY , ’ . ’ )
r e c t = p a t c h . R e c t a n g l e ( ( 0 , 0 ) , 6 . 9 5 , 7 . 2 5 , f i l l = F a l s e )
# draw a r e c t a n g l e t h a t r e p r e s e n t s t h e w a l l s o f t h e room
ax . a d d p a t c h ( r e c t )
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p l t . a x i s ( ’ e q u a l ’ )
p l t . x l im ( (−1 ,11) )
# s e t x r a n g e
p l t . y l im ( ( −1 ,8 ) )
# s e t y r a n g e
p l t . g r i d ( )
I.2.4 Functions testing
i m p o r t f u n c t i o n s
from s c i p y . s i g n a l i m p o r t l f i l t e r
# t h e code below was used t o compare t h e r e c e i v e d s i g n a l w i th t h e i d e a l
# s i g n a l so we c o u l d s e e an e v e n t u a l t ime s h i f t .
# We s e a r c h e d f o r t h e p l a c e wi th t h e most s u c c e s s i v e ones i n t h e b i t
# s e q u e n c e o f t h e r e c e i v e d s i g n a l and of t h e i d e a l s i g n a l . Then we p l o t
# bo th unde r each o t h e r so we can s e e an e v e n t u a l t ime s h i f t
d e f r e c e i v e d v s i d e a l ( a r r a y p e a k s o u t , s e q u e n c e 1 s a m p l e s ) :
synch = map ( f l o a t , a r r a y p e a k s o u t [ 0 : l e n ( s e q u e n c e 1 s a m p l e s ) ] )
c o u n t e r = 0
maximum = 0
f o r x i n r a n g e ( 0 , l e n ( synch ) ) :
i f synch [ x ] > 0 :
c o u n t e r = c o u n t e r + 1 ;
i f c o u n t e r > maximum :
maximum = c o u n t e r
i n d e x = x
e l i f synch [ x ] < 0 :
c o u n t e r = 0
# f i n d number o f most s u c c e s s i v e ones (+ i n d e x ) i n r e c e i v e d s i g n a l
synch = synch [ i n d e x : l e n ( synch ) ] + synch [ 0 : i n d e x ]
# s h i f t t h e l i s t
synch2 = map ( f l o a t , s e q u e n c e 1 s a m p l e s )
t ime = f u n c t i o n s . t imegen ( l e n ( s e q u e n c e 1 s a m p l e s ) ,1 e6 )
c o u n t e r 2 = 0
maximum2 = 0
f o r x i n r a n g e ( 0 , l e n ( synch2 ) ) :
i f synch2 [ x ] == 1 :
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c o u n t e r 2 = c o u n t e r 2 + 1 ;
i f c o u n t e r 2 > maximum2 :
maximum2 = c o u n t e r 2
in de x2 = x
e l i f synch2 [ x ] == 0 :
c o u n t e r 2 = 0
# f i n d number o f most s u c c e s s i v e ones (+ i n d e x ) i n i d e a l s i g n a l
synch2 = synch2 [ in de x2 : l e n ( synch2 ) ] + synch2 [ 0 : i nde x2 ]
# s h i f t t h e l i s t
f u n c t i o n s . g r a f o s c ( t ime , synch )
# p l o t t h e r e c e i v e d s i g n a l
s e q u e n c e k e = synch2
f o r x i n r a n g e ( 0 , l e n ( s e q u e n c e k e ) ) :
i f s e q u e n c e k e [ x ] == 0 :
s e q u e n c e k e [ x ] = −1
f o r x i n r a n g e ( 0 , l e n ( s e q u e n c e k e ) ) :
s e q u e n c e k e [ x ] = s e q u e n c e k e [ x ] ∗ 0 . 2 − 0 . 5
# s c a l e t h e i d e a l b i t s e q u e n c e and move i t down so we can s e e t h e two
# b i t s e q u e n c e s unde r each o t h e r
f u n c t i o n s . g r a f o s c ( t ime , s e q u e n c e k e )
# p l o t t h e i d e a l s i g n a l
# Auto c o r r e l a t i o n : we f i l t e r t h e b i t s e q u e n c e on i t s e l f . I f we p l o t t h e
# f i l t e r e d s i g n a l i n a graph , we can s e e ve ry h igh peaks .
d e f a u t o c o r r ( s e q u e n c e s a m p l e s ) :
f i l t = s e q u e n c e s a m p l e s [ : : −1 ] # f l i p s t h e b i t s e q u e n c e
f o r x i n r a n g e ( 0 , l e n ( s e q u e n c e s a m p l e s ) ) :
i f s e q u e n c e s a m p l e s [ x ] == 0 :
s e q u e n c e s a m p l e s [ x ] = −1
# r e p l a c e a l l z e r o s by ’−1’
a u t o = map ( f l o a t , s e q u e n c e s a m p l e s )
a u t o = a u t o + a u t o + a u t o
# r e p e a t t h e b i t s e q u e n c e t h r e e t i m e s so we can s e e 3 peaks
y = l f i l t e r ( f i l t , 1 , a u t o ) # c o r r e l a t i o n f i l t e r
I Code 152
t ime = f u n c t i o n s . t imegen ( l e n ( a u t o ) ,1 e6 )
f u n c t i o n s . g r a f c o r r ( t ime , y , 0 )
# p l o t i n a g raph
